Home > Training > NA > NA Training Course Detail

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

NA Training Course Detail 

Back to course catalog

Delivery MethodVersionDatesLocationsLengthCost 
Online10.1Available 24 hours, 7 days a week.Online  1050.00Register »
Instructor Led14.109 Dec 2014 - 10 Dec 2014Cadence Austin > ES Training Room A116  Hrs1400.00Register »
 More Instructor-Led
Instructor Led12.1Scheduled upon demand 16  Hrs1400.00Express Interest »
Virtual Instructor14.1Scheduled upon demand 16  Hrs1400.00Express Interest »
 More Virtual offerings

Course ID:  ES_84441_14.1

Course Description

In this course, you learn about the features of the Cadence® Encounter® RTL Compiler with global synthesis technology. You learn several techniques to constrain designs, run static timing analysis, evaluate datapath logic, run physical synthesis, optimize for low-power structures, analyze DFT constraints, and interface with other tools. You will be able to identify the steps required to perform logic optimization for digital design and generate various input and output files. You also learn to run complete synthesis flow on a design with the given specifications and optimize it for area, timing, and power.

Learning Objectives

After completing this course, you will be able to:

  • Apply the recommended global synthesis flow using Encounter RTL Compiler
  • Navigate the design database and manipulate design objects
  • Constrain designs for global synthesis and run static timing analysis
  • Optimize RTL designs for timing and area using several strategies
  • Diagnose and analyze synthesis results
  • Use the extended datapath features of the compiler
  • Analyze and synthesize the design for low-power structures
  • Optimize designs using the physical synthesis flow
  • Constrain the design for testability (DFT)
  • Identify the interface to Encounter Conformal® equivalence checker and other tools

Software Used in This Course

  • Encounter RTL Compiler with Physical

Software Release(s)

  • RC 14.1

Course Agenda

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

Day 1

  • About This Course
  • Introduction to Encounter RTL Compiler
  • Synthesis Flow
  • Datapath Synthesis
  • Optimization Strategies

Day 2

  • Low-Power Synthesis
  • Physical Synthesis
  • Test Synthesis
  • Interface with Other Tools

Audience

  • ASIC Designers
  • Digital IC Designers
  • Logic Designers

Prerequisites

You must have experience with or knowledge of the following:

  • Any HDL such as Verilog (recommended) or VHDL
  • Synthesis and ASIC design flow basics
  • Static Timing Analysis

Or you must have completed the following courses:

Related Courses

Click here to view course learning maps, and here for complete course catalogs.