Home > Training > NA > NA Training Course Detail

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

NA Training Course Detail 

Back to course catalog

Delivery MethodVersionDatesLocationsLengthCost 
Online12.1Available 24 hours, 7 days a week.Online  525.00Register »
Instructor Led14.1Scheduled upon demand 8  Hrs700.00Express Interest »
 More Instructor-Led
Instructor Led10.1Scheduled upon demand 8  Hrs700.00Express Interest »
Virtual Instructor12.1Scheduled upon demand 8  Hrs700.00Express Interest »
 More Virtual offerings

Course ID:  ES_82156_10.1

"The course was clearly explained and concise presentation. I would highly recommend this class!"
Satisfied Cadence Customer

Course Description

In this course, you learn to verify low-power designs using Encounter® Conformal® Low Power. In the labs, you debug practical examples of common power format (CPF) violations, functional and structural violations, and nonequivalences.

Learning Objectives

After completing this course, you will be able to:

  • Identify Encounter® Conformal® Low Power features
  • Run the software for low power verification
  • Debug CPF Violations
  • Debug Functional Violations
  • Analyze power domains using structural checks
  • Analyze and debug the low power nonequivalences
  • Verify RTL, synthesized, and post-routed netlists

Software Used in This Course

  • Encounter Conformal Low Power GXL

Software Release(s)

  • CONFRML101

Course Agenda

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

Day 1

  • Overview
  • Library Preparation
  • Logical Verification
  • Physical Verification
  • Using CLP Successfully
  • Using Power Intent Architect
  • Handling IO Pads
  • Liberty Support

Audience

  • ASIC Designers

  • Design Engineers
  • Digital IC Designers
  • FPGA Designers
  • Hardware Engineers
  • Logic Designers
  • Verification Engineers

Prerequisites

You must have experience with or have knowledge of the following:

  • Design methodology
  • Logic Design
  • HDL
  • Encounter Conformal XL

Or you must have completed the following courses:

  • Logic Equivalence Checking with Encounter Conformal EC

Related Courses

  • Advanced Logic Equivalence Checking with Encounter Conformal EC
  • Logic Equivalence Checking with Encounter Conformal EC

Click here to view course learning maps, and here for complete course catalogs.