Home > Training > NA > NA Training Course Detail

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

NA Training Course Detail 

Back to course catalog

Delivery MethodVersionDatesLocationsLengthCost 
Instructor Led13.1Scheduled upon demand 8  Hrs700.00Express Interest »

Course ID:  ES_82121_13.1

Course Description

In this course, you use Encounter® Conformal® Equivalence Checker GXL for custom circuit equivalence checking. You learn to run abstraction of transistor circuits and memory circuits. Then, you set up and verify designs, analyze the results, and debug the abstracted designs against the gate-level design or the RTL.

Learning Objectives

After completing this course, you will be able to:

  • Abstract transistor-level circuits
  • Run equivalency checks between RTL and the abstracted logic designs
  • Abstract memory circuit designs
  • Create formally verifiable memory RTL
  • Perform equivalency checks between RTL and the abstracted memory circuits

Software Used in This Course

  • Encounter® Conformal® Equivalence Checker GXL

Software Release(s)

  • CONFRML131

Course Agenda

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

Day 1

  • Basic Flow
  • Abstraction Options
  • Circuit Design Verification
  • Memory Circuit Verification Flow
  • Structure Accuracy Modeling: Test View

Audience

  • Custom Circuit Designers
  • Memory Designers
  • Verification Engineers

Prerequisites

You must have experience with or knowledge of the following:

  • CMOS devices
  • Layout design
  • Logic Equivalence Checking with Encounter Conformal EC

Or you must have completed the following courses:

Related Courses

Click here to view course learning maps, and here for complete course catalogs.