will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Training > NA > NA Training Course Detail


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

NA Training Course Detail 

Back to course catalog

Delivery MethodVersionDatesLocationsLengthCost 
Online Subscription Available 24 hours, 7 days a week.Online2800.00Register »
Online16.6Available 24 hours, 7 days a week.Online  1575.00Register »
 More Online
Instructor Led16.6QIR728 Oct 2014 - 29 Oct 2014Cadence Chelmsford > ES Training Room Groucho16  Hrs2100.00Register »
Instructor Led16.6QIR711 Nov 2014 - 12 Nov 2014Cadence San Jose > ES Training Room SJ316  Hrs2100.00Register »
Instructor Led16.6QIR702 Dec 2014 - 03 Dec 2014Cadence Chelmsford > ES Training Room Groucho16  Hrs2100.00Register »
 More Instructor-Led
Instructor Led16.6Scheduled upon demand 16  Hrs2100.00Express Interest »
Virtual Instructor16.6Scheduled upon demand 16  Hrs2100.00Express Interest »
 More Virtual offerings

Course ID:  ES_86081VC_16.5

"“Very informative in learning and getting around in Allegro and within the Constraint Manager tool."
Randy Bossi, Pace Americas

Course Description

This Engineer Explorer course is designed around advanced topics and exploration of the software. This course does not cover basic operations. If you are not actively using the software, then you need to complete the Allegro® PCB Editor, the Allegro Package Designer, or the Allegro Design Entry HDL Front-to-Back Flow course.

In this course, you apply and verify high-speed constraints across a design process. You learn to schedule nets, control impedance on nets, control the propagation delay from your drivers to receivers, and match the propagation delay of driver and receiver pairs.

Learning Objectives

After completing this course, you will be able to:

  • Define specific net scheduling of high-speed nets
  • Match the propagation delay of nets and connections
  • Define minimum and maximum propagation delays for nets and connections
  • Identify high-speed constraint violations
  • Identify all the high-speed constraints that you can apply to the nets in your designs
  • Create spacing and physical constraints as well as area constraints and class-to-class rules
  • Customize worksheets
  • Create formula-based constraints
  • Create customized constraints using the SKILL® programming language

Software Used in This Course

  • Allegro PCB Design HDL
  • Allegro Design Entry HDL

Software Release(s)

  • SPB 16.5

Course Sessions

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

Session 1

  • Database setup
  • User-defined net scheduling

Session 2

  • Propagation delay
  • Relative propagation delay
  • Impedance constraints

Session 3

  • Total etch-length constraints
  • System constraints
  • Physical and spacing constraints

Session 4

  • Formula-based constraints
  • Custom constraints


  • Logic Designers
  • PCB Designers


You must have experience with or knowledge of one of the following tools:

  • The Allegro PCB Editor, Allegro Package Designer, or Allegro Design Entry software

System Requirements for Virtual Courses

  • Click here for system requirements for attending a virtual course.

Related Courses

  • Allegro Design Entry HDL Front-to-Back Flow
  • Allegro PCB Editor Intermediate Techniques

Click here to view course learning maps, and here for complete course catalogs.