Home > Training > NA > NA Training Course Detail

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

NA Training Course Detail 

Back to course catalog

Delivery MethodVersionDatesLocationsLengthCost 
Instructor LedIC6.1.6Scheduled upon demand 24  Hrs3150.00Express Interest »
 More Instructor-Led

Course ID:  ES_85035_IC6.1.6

"Thanks for the wonderful teaching of Instructors."
Satisfied Cadence Customer

Course Description

This advanced Engineer Explorer course is intended primarily for custom design and layout engineers who are experienced in Virtuoso Layout XL/GXL, Virtuoso Space-based Router (VSR) and who also have some familiarity with the Encounter Digital Implementation (EDI) System.

The flow begins in the Virtuoso environment where you create and modify high level blocks with pins. You continue by porting that data to the digital environment through the OA database. After implementing the digital block, you bring the design back into the Virtuoso tool for assembly, routing and signoff.

You learn an in-depth approach to implementing an analog and digital mixed-signal design. You use Virtuoso Layout XL/GXL, the Encounter Digital Implementation software, NanoRoute, Virtuoso Space-based Router (VSR) for primary and assembly routing. To be successful in learning how the two design environments work together through the OpenAccess (OA) gateway, a working knowledge of Virtuoso XL and Encounter Digital Implementation (EDI) is required.

Learning Objectives

After completing this course, you will be able to:

  • Implement the mixed-signal design flow
  • Explore and implement the analog-on-top (AoT) flow
  • Examine and implement the productivity features for
    • Place-and-route constraints
    • Top-level prototyping
    • OpenAccess-based ECO
    • Full Timing Model (FTM)
    • Top Level Static Timing Analysis
    • Verification
  • Use Virtuoso layout XL/GXL and Encounter Digital Implementation software
  • Implement routing techniques in the Encounter and Virtuoso platforms
  • Pass data between the Encounter and Virtuoso platforms

Software Used in This Course

  • Virtuoso Layout Suites XL/GXL, Encounter Digital Implementation

Software Release(s)

  • IC616, EDI14

Course Agenda

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

We offer different Analog and Digital tracks for Day 1 of this course:

Day 1 For attendees with Virtuoso Implementation experience

  • Encounter Digital Implementation Basics for Predominantly Analog Designs
  • Introduction for Analog Layout Engineers

Or

Day 1 For attendees with Encounter Digital Implementation experience

  • Virtuoso Analog Implementation
  • Introduction for Digital Layout Engineers

Day 2

  • Mixed-Signal Introduction with Respect to Analog-on-Top (AoT)
  • Open Access (OA) Data Preparation
  • Virtuoso Mixed-Signal Floorplanning
  • Interoperability and Digital Design Implementation with Encounter Platform

Day 3

  • Data Exchange from Encounter to Virtuoso through OA Database
  • Top Level Constraints and Interconnect Routing
  • Chip Assembly and Top-level Routing
  • Full-Timing Model (FTM) and Top-level Static Timing Analysis (STA)
  • Power Intent aware structural verification using VSE-XL

Audience

  • Digital and Analog Design Engineers
  • Digital and Analog Layout Engineers
  • CAD Department Engineers
  • Project Leaders with Technical Background

Prerequisites

You must have experience with or knowledge of the following:

  • Digital design
  • Analog design
  • Virtuoso layout suites XL/GXL
  • Encounter

Or you must have completed the following courses:

  • Encounter Conformal ECO
  • Virtuoso Connectivity-Driven Layout

Related Courses

  • Virtuoso Floorplanner
  • Floorplanning, Physical Synthesis, Place and Route (Flat)
  • Floorplanning, Physical Synthesis, Place and Route (Hierarchical)
  • Low-Power Verification with Encounter Conformal
  • Encounter RTL Compiler

Click here to view course learning maps, and here for complete course catalogs.