will be under system maintenance from Tuesday June 28, 6pm PT to Sunday July 3, 11pm PT. Login and registration will be disabled.
Home > Tools > Cadence PCB Design and SI/PI Analysis > Design planning with Allegro Interconnect Flow Planner technology

Design planning with Allegro Interconnect Flow Planner technology 

Quickly capture and adhere to routing intent for highly constrained, high-density, standards-based designs

Increasing use of standards-based interfaces (DDRx, XAUI, PCI Express) are making it harder to route a design in a predictable manner. Shrinking pin pitches along with an increasing number of large pin-count devices are forcing PCB designers to add layers that, in many cases, are unnecessary. These highly constrained, high-density designs can take significant time to strategically plan and route. Add to this the complexities of new signaling levels and topology requirements, and it’s no wonder that traditional CAD tools fall short of capturing and acting on specific routing intent.

Allegro Interconnect Flow Planner provides the technology and methodology to not only capture, but adhere to routing intent for dense designs with highly constrained, standards-based interfaces. After capturing design intent, its hierarchical interconnect flow planning architecture provides feedback from the route engine, significantly shortening design cycle time and reducing the number of layers. Users can, for the first time, leverage their expertise and put design intent into a tool that understands what they want—natively.

Through Allegro Interconnect Flow Planner’s architecture, users can create abstracted interconnect data, quickly converge on a solution, and validate it with the route engine. Interconnect abstraction reduces the number of elements the system has to deal with—from potentially tens of thousands down to hundreds—which also reduces the manual interaction required. Since users see fewer visual elements in the interconnect flow plan, there are fewer elements they must physically manage.

Using the abstracted data, Allegro Interconnect Flow Planner accelerates the planning and routing process by providing a visual/spatial map of the open area in relation to the data and the user’s design intent. The route engine can then deal with the details of the routing, adhering to the specified intent, without the user having to both visualize and solve the interconnect problems at once.

This ease-of-use over other design tools means users converge on a successful interconnect solution far faster and easier than ever before, reducing design cycle time through increased productivity.

Allegro Interconnect Flow Planner technology is part of the Allegro 16.1/16.2 release.

  • Predictable design cycles for dense, highly constrained designs through intelligent, iterative planning and routing of interconnects
  • Shortens design time for complex, highly constrained
  • Reduces the number of layers required to route a dense, highly constrained PCB