Home > Community > Blogs
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


CDNLive 2014: Follow the Data to Optimize System Design--Chris Rowen

Cadence Fellow and Tensilica Founder Chris Rowen says that by "following the data," engineers can optimize their electronics systems designs. He spoke at Cadence's CDNLive Silicon Valley 2014 event....  Read More »
Comments (0)
Filed under: , , , , , , , ,
Balance Metal Coverage Across Different Layers with Ease Using Cadence 16.6 IC Packaging Layout Tools

To maximize yield and achieve optimum quality of your final, manufactured IC package substrate, we all want to balance the metal coverage across different layer - and region - pairings of your package layout. But, just how do you go about doing that with...  Read More »
Comments (0)
Filed under: , , , , , , , ,
DesignCon 2014 Video: Extraction and Simulation for Simultaneous Switching Noise

Cadence engineer Bradley Brim discusses a DesignCon 2014 paper he co-presented, centering on a key challenge in chip-package and board design today: simultaneous switching output (SSO) analysis....  Read More »
Comments (0)
Filed under: , , , , , ,
Whiteboard Wednesdays—The Exploding Variety of New Interfaces for Mobile SoCs

In this week's Whiteboard Wednesdays, Tom Hackett focuses on the wide variety of new and updated mobile interfaces for mobile SoCs. These interfaces are broken down into three catagories—SoC fabric, memory, and chip-to-chip—and include...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , , , , , ,
DVCon 2014 Video: HP Engineers Apply “Test Driven Development” to UVM-e

Test-driven development ( TDD ) and unit testing are methodologies that can greatly shorten functional verification time and increase quality. Engineers at Hewlett-Packard are currently applying these techniques with UVM- e (Universal Verification Methodology...  Read More »
Comments (0)
Filed under: , , , , , ,
What's Good About DEHDL “How To” Videos? The Secret's in the 16.6 Release!

While there are several videos available for Allegro Design Entry HDL (DEHDL) in Cadence Online Support as well as in the product installation documentation folder ($CDSROOT/doc), there are times when a new specific video is produced for product features...  Read More »
Comments (0)
Filed under: , , , , , , , , , , ,
Embedded World 2014: Confronting IoT, Automotive, and Security Challenges in Electronics Design

Cadence Product Manager Frank Schirrmeister discusses five embedded systems design megatrends with Brian Fuller from the show floor of the 2014 Embedded World event in Nuremberg, Germany....  Read More »
Comments (0)
Filed under: , , , , , ,
Efficient Design Migration Using Virtuoso Analog Design Environment GXL

Requirements for decreased time to market, reduced silicon area, and minimized power consumption move more designs to advanced process nodes. However, redesign of circuitry is time-consuming, so it is common to migrate existing designs from previous projects...  Read More »
Comments (0)
Filed under: , , , , ,
Embedded World 2014: Silicon Labs Designs for the Internet of Things

Daniel Cooley of Silicon Labs talks with Cadence's Brian Fuller about new low-power EFM32 Gecko MCUs at Embedded World 2014 in Nuremberg, Germany...  Read More »
Comments (0)
Filed under: , , , ,
DVCon 2014: How to Close the Verification Gap

JL Gray of Cadence and John Blyler of ChipDesign Magazine talk with Brian Fuller at DVCon 2014 about whether the industry created the systems verification gap it struggles with today. ...  Read More »
Comments (0)
Filed under: , , , , , , , ,

Page 4 of 249     First 12345678 ... Last
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.