Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Blogs
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Blogs

CES Provides Wake-Up Call for EDA

Since consumer electronics is the primary driver for IC and systems design, what happens at the Consumer Electronics Show (CES) should interest the EDA community. Any trends in new consumer devices will point the way to design challenges EDA tools will...  Read More »
Comments (2)
Filed under: , , , , , , ,
AMIQ DVT Maximizes OVM Reuse Via Methodology Compliance

The Open Verification Component (OVC) defined by the official OVM User Guide in the OVM downloads enables the highest levels of reuse. While the OVM class libraries have the supporting classes for the OVC built-in, writing OVCs properly sits on the shoulders...  Read More »
Comments (2)
Filed under: , , , , , , , , ,
Behind Accellera’s Vote For OVM-Based Standardization

As noted in a recent Cadence blog by Tom Anderson, the Accellera Verification IP (VIP) Technical Subcomittee has voted to make the Open Verification Methodology ( OVM ) the basis of its upcoming “Universal Verification Methodology” (UVM) standard...  Read More »
Comments (0)
Filed under: , , , , ,
What's Good About Allegro Placement Replication / Fine Tuning? - Look to SPB16.3 And See!

Placement replication was introduced in Allegro PCB Editor SPB16.2. At that time, the application was limited to replication of component placement. The SPB16.3 release introduces the support of etch circuits (shapes, clines, vias) as well as ease of...  Read More »
Comments (13)
Filed under: , , , ,
Low Power DDR Options -- From the Trenches

by Marc Greenberg, Director of Technical Marketing, Denali Software Momentum for LPDDR2 is building. It's mostly in the mobile space, and it's been in the general area of Handsets, MIDs, and other mobile devices. Both high-end and low-end handset customers...  Read More »
Comments (2)
Q&A: Michał Siwiński Sees Major Shift in Product Design and Verification

The rising costs of product development are causing fundamental changes in the design and verification flows, according to Michał Siwiński, group director of front-end product management at Cadence. In this interview he discusses customer challenges and...  Read More »
Comments (0)
Filed under: , , , , , , , , , , ,
Back to Work in 2010

It's back to work in 2010. Thanks for all the great feedback in 2009. I plan to continue to bring readers interesting material about System Design and Verification in 2010. When I got back to work this week I fired up an openSUSE 10.2 VMWare image...  Read More »
Comments (0)
Filed under: , , ,
Design Signoff Begins In Implementation

As an ex-design engineer now working in EDA, I am often privileged to see advanced design methodologies from many of my customers. I would like to reflect on the recent trends that I am seeing around signoff analysis for digital ASIC designs. For the...  Read More »
Comments (2)
Filed under: , , , , , , , , , , , , , , , , , , , , ,
Trying to Figure Out Social Media? Ron Ploof Says "Read This First"

Left to Right: Ron Ploof, Bob Dwyer Photo Credit: brillianthue "As a New Media evangelist...I've been able to categorize those reactions into three different personality types: The 'Get-Its,' the 'Traditionals,' and my favorite...  Read More »
Comments (1)
Filed under: , , , ,
Is The Industry Ready For Mainstream Adoption of Higher Abstraction?

I was recently part of an industry wide interview conducted by Clive "Max" Maxfield of TechBites . Max is trying to uncover the reality behind the apparent trend to move to the high level abstraction of transactions for design and verification...  Read More »
Comments (0)
Filed under: , ,

Page 214 of 264     First ... 210211212213214215216217218 ... Last
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.