Home > Community > Blogs
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Blogs

Have a Complex, Off-Grid Pin Pattern to Number? Cadence Allegro16.6 IC Package Design Tools Have You Covered!

Normal 0 false false false EN-US X-NONE X-NONE Complex dies with a mixture of digital and analog circuitry means equally complex pin patterns. Those analog areas often have pins that aren't lined up in nice, straight rows and columns. But, that doesn't...  Read More »
Comments (0)
Filed under: , , , , , , , , ,
The webinar on “Effective system-level coverage” does an effective coverage of the talk

If you're anything like I am, you listen to webinars with one ear, occasionally checking your computer screen if a graph or image is referenced, perhaps catching up on email or articles while the webinar is running in the background. I have always...  Read More »
Comments (0)
Filed under: , , , , , , ,
Customer Support Recommended – Using Test Points in Allegro Design Entry CIS and Allegro PCB Editor Flow

A test point is a location within an electronic circuit that is used to either monitor the state of the circuitry or to inject test signals. Test points have two primary uses: During manufacturing they are used to verify that a newly assembled device...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , ,
Whiteboard Wednesdays—How to Verify SoCs Incorporating the M-PCIe Specification

In this week's Whiteboard Wednesdays video, Mukul Dawar provides an overview of the Mobile PCIe (M-PCIe™) specification. He explains how Cadence VIP for M-PCIe can help you verify your mobile SoC design....  Read More »
Comments (0)
Filed under: , , ,
Objection Mechanism Synchronization Between SystemVerilog and e Active Verification Components

What happens when you have two verification components (for example one implemented in e and the other in System Verilog) and one of the frameworks drops its last TEST_DONE objection?...  Read More »
Comments (0)
Filed under: , , , , , ,
Virtuosity: 20 Things I Learned in July and August 2014 by Browsing Cadence Online Support

Highlights from July and August 2014 for resources related to Cadence Virtuoso and other electronics design tools. ...  Read More »
Comments (0)
Filed under: , , , , , , , , , , ,
Apple Announcement’s Implications for Systems Design

What Apple iPhone6 and wearables announcement means for electronic system design trends...  Read More »
Comments (0)
Filed under: , , , , , , , , ,
Expectations Versus Reality — How I Misjudged the Apple MacBook Pro Retina Display

The Retina display in the Apple MacBook Pro has much more value than I originally expected. As similar observation is being made about the Incisive debug Analyzer....  Read More »
Comments (6)
Filed under: , , , , , , , ,
Electromigration – What IC Designers Need to Know

If a chip that was previously working fails in the field, the impact could range from a minor nuisance (for a disposable consumer product) to a major tragedy (for a pacemaker or automobile safety system). That's why reliability is so important in...  Read More »
Comments (0)
Filed under: , , , , ,
IoT Focus: Wrestling with the Design, Time to Market, and Cost Challenges of IoT

Winning in the IoT applications space requires a system-level design mentality and an abiding insight into energy, cost and time-to-market challenges....  Read More »
Comments (1)
Filed under: , , , , , , , , ,

Page 2 of 263     First 123456 ... Last
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.