Home > Community > Tags > virtuoso/Schematic
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

virtuoso,Schematic

  • IBIS model simulation
    I am designing a Data acquisition system with a Texas instruments ADC, Inamps and a ST micro electronics micro controller. I am getting spice models for my inamps, differential amplifiers etc. so that I could do SPICE simulation. I wish to see the output of my ADC if I am providing an input signal with...
    Posted to PCB Design (Forum) by niranjan madha on Wed, Apr 17 2013

  • Virtuoso - Wire Bus Connectivity Issue
    Hello, I am facing this issue regarding how to connect the wire bus connection to the output connectors. If you look at the attached image below I have clearly named each bus bit to its output but I am still facing error. The screenshot image displaying the error is below Any help would be appreciated...
    Posted to Custom IC Design (Forum) by sohaiba on Sun, Feb 17 2013

  • Is it possible to parameterize a Multi Bit wire with vector expressions?
    Is it possible to parameterize a Multi Bit wire with vector expressions? Also can you parameterize the number of instances in a instance defines with an iterative expressiion? I'm trying to create a schematic that you can reconfigure the number of internal devices via a parameter.
    Posted to Custom IC Design (Forum) by WesZ on Wed, Feb 1 2012

  • Complex wire labels with iterated instances
    Hi all, I'm working with the CIW version 5.10.41 and came across with the following problem when doing schematics (Virtuoso schematic composer) for a full custom mixed signal design: Let's assume that I have a 3 bit bus going into an instance (I), and I need 8 of these instances all together...
    Posted to Custom IC Design (Forum) by mtpank on Tue, Sep 27 2011

  • Thing You Didn't Know About Virtuoso: Redux
    After a long break, I'm going to try to venture back into the blogosphere, starting off nice and easy--by cheating... You see, Virtuoso IC 6.1.5 came out at the end of January, and one of the changes made to the Schematic Editor is that many of the handy dockable assistants featured in IC 6.1 are...
    Posted to Custom IC Design (Weblog) by stacyw on Wed, Apr 27 2011

  • Problems Importing OA Design from Virtuoso into Encounter
    Hello, While trying to perform place and route using Encounter I'm "encountering" errors importing my design from Virtuoso. When I try to import the design, I get the following: Reading tech data from OA Library 'NCL' ... FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu...
    Posted to Digital Implementation (Forum) by TruLogic on Mon, Jan 10 2011

  • Using OA for netlisting
    Hello, I want to use OpenAccess to do my own netlisting. Accessing connectivity data is no problem. Is there a way to access CDF information like attribute mapping, port sequencing and model type ? Regards
    Posted to Custom IC Design (Forum) by 1heinz on Wed, Dec 16 2009
Page 1 of 1 (7 items)