Home > Community > Tags > virtual platforms/models/TLM
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

virtual platforms,models,TLM

  • Creating SystemC TLM-2.0 Peripheral Models

    Over two years ago, I made some experiments and raised some requirements for an effective Virtual Platform IP authoring tool. Even with the passage of time, some people seem to find it useful as I regularly get questions about it. It is more than time to give you an update, and the good news is that...
    Posted to System Design and Verification (Weblog) by TeamESL on Thu, Jul 14 2011
  • Q&A: Linking Virtual Prototypes to High-Level Synthesis

    Virtual prototypes for early software development and high-level synthesis tools for hardware implementation are two important new technologies that are raising the abstraction level in electronic systems design. But these tools are traditionally isolated from one another because they require different...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jun 29 2011
  • Webinar: Some Practical Advice on Adopting ESL

    Changing design methodologies is much like changing the engine of a jet airplane mid-flight, according to David Black, ESL practice lead at XtremeEDA . So what's the best way to step up to electronic system level (ESL) design? The key is developing the right models for the right users, Black said...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Sep 15 2010
Page 1 of 1 (3 items)