Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> virtual platforms/Virtual System Platform
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
virtual platforms,Virtual System Platform
accelerated VIP
acceleration
American Technology Awards
Andrews
ARM
ARM Profiler
ARM Techcon
AVIP
awards
Bishop
booting Linux
C
Cadence
Cavium
Celoxica
cloud computing
compile
Cortex-A
Cortex-A9
Cortex-M3
C-to-Silicon
C-to-Silicon Compiler
DAC
debugging
demo
EDA360
Embedded Linux
embedded software
Emulation
errata
ESL
extensibility
extensible
fast models
Flash Memory Summit
FPGA
FPGA prototyping
FPGA-based prototyping
GDB
GNU
Henry Von Bank
High-level Synthesis
HLS
IC verification
ICE
Imperas
in-circuit acceleration
in-circuit emulation
Incisive
Incisive Software Extensions
Industry Insights
Industry Insights: ARM
IP
ip-xact
ISX
Japan
Jason Andrews
Jeopardy
Jim Ready
kernel message system
kernel messaging system
linux
LSF
Mac
Magma Design
Models
multi-core
Palladium
Palladium XP
Rapid Prototyping Platform
Reference Flow 12
ring buffer
Simulation
software
software development
System Design & Verification
System Design and Verification
System Design and Verification
System Development Suite
system level
system realization
SystemC
TLM
TLM 2.0
TSMC
UART
Ubuntu
uncompressing Linux
VAP
verification
Verification Computing Platform
virtual prototoyping
virtual prototype
virtual prototypes
virtual prototyping
VSP
Xilinx
Zynq
Zynq virtual platform
Zynq-7000
Embedded World 2013: Virtual Platforms Connected to Everything
Sometimes it is hard to explain why certain ideas take off and why others don’t. There are many stories of poor products that are more successful than much better products. There are also many stories about products that struggle in one time or place, but the same thing is a big hit at another...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Fri, Feb 22 2013
Update to the Linux Kernel Message System
A few months ago I wrote an Introduction to the Linux Kernel Message System . As with all software, especially Linux, things get out of date and need updating. The Linux 3.5 kernel contained changes to the kernel message system that are relevant to my previous article. I found coverage of the changes...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Fri, Dec 7 2012
Ubuntu 12.10 on a Virtual Platform at ARM Techcon
Next week (Oct. 30-Nov. 1) ARM TechCon 2012 is at the Santa Clara Convention Center. As always, Cadence will be at the conference and exhibit, but I would like to especially recommend one paper for people interested in embedded Linux and Virtual Platforms. The presentation is Analysis of Software-Driven...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Thu, Oct 25 2012
Q&A: Phil Bishop, New Cadence VP, Drives Adoption of System-Level Design
Phil Bishop has come into his new role - Vice President and General Manager of System Level Design at Cadence - at an exciting time. After years of slow growth, technologies such as high-level synthesis and virtual prototyping are seeing adoption and showing results in more and more production environments...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Oct 8 2012
Introduction to the Linux Kernel Message System
One of the most common problem reports related to Virtual Platforms running Linux goes something like: I run the simulation and the terminal says "Uncompressing Linux... done, booting the kernel" and nothing happens. One of my favorite books is Embedded Linux Primer: A Practical Real-World...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Tue, Sep 4 2012
Improving SimVision Fonts for Ubuntu
This article is a follow-up on an early 2012 article about using Incisive and Virtual System Platform on the Ubuntu operating system. Although the feedback has been positive, the one area that was not covered very well is the look of SimVision. When I wrote the original article I used Ubuntu 11.10, and...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Fri, Aug 17 2012
Q&A: Jim Ready Discusses EDA Connection to Embedded Software Development
Few people know the embedded OS and software development tool market as well as Jim Ready - after all, he played a key role in its formation. At Ready Systems in 1981, he developed VRTX, the first commercially viable real-time operating system (RTOS). In 1999, as founder of MontaVista Software, he pioneered...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jul 16 2012
Adding Xilinx C Models to the Virtual Platform of the Zynq-7000 EPP
Today, I have a good article from Henry Von Bank of Posedge Software related to Zynq. Previously, I posted two articles involving Henry including an interview and a HOWTO about verification and virtual platforms. This time Henry covers an often asked topic related to the virtual platform for the Xilinx...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Mon, Jul 9 2012
Using Physical USB Devices with the Xilinx Zynq-7000 Virtual Platform
There are two choices for how to handle USB devices in a virtual platform. A USB device can be modeled using C/C++ programming, or a physical USB device can be plugged into a computer and attached to the simulator. The Xilinx QEMU for Zynq uses physical USB devices. The Cadence SystemC Virtual Platform...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Thu, May 24 2012
In-Circuit Acceleration – A New IC Verification Use Model
Last year Cadence introduced the System Development Suite , a set of four connected hardware/software co-development platforms. Today (May 15, 2012) Cadence is announcing a new release of the System Development Suite that is highlighted by a new verification use model called in-circuit acceleration....
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, May 15 2012
Page 1 of 3 (26 items) 1
2
3
Next >