Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> virtual prototype
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
virtual prototype
Acceleration
Agile
alliance
ANSI-C
apps
architects
ASIC
ASIC/ASSP
Bailey
Black
Brian
Bruggeman
C program
C++
Cadence
Calypto
CDNLive!ive!
Circuit Sutra
CircuitSutra
CoFluent
C-to-Silcon
C-to-Silicon
C-to-Silicon Compiler
DAC
DATE
Davidmann
debug
EDA
EDA360
EDAC
embedded
embedded software
Embedded: Software
Emulation
emulator
ESL
ESL High Level Synthesis
Evensen
Fast Models
FPGA prototyping
FPGA-based prototyping
Gary Smith
George Frazier
graphics
Green Hills
Hardware/software co-verification
High-Level Synthesis
HLS
Imperas
Incisive
incisive software extensions
Industry Insights
IP
ip-xact
linux
modeling
models
OVM
Palladium
RTL
Simulation
software
Steve Brown
synthesis
System C
System Design & Verification
System Design and Verification
System Design and Verification
System Development Suite
system level
system realization
SystemC
SystemC TLM2
system-level
systemrdl
taskset
telnet
TLM
TLM 2.0
TLM 2.0-driven design
TLM-2.0
TSMC
UART
Ubuntu
verification
Virtual Platforms
virtual platform
virtual platforms
virtual prototoyping
virtual protoype
Virtual System Platform
VirtualBox
Virtutech
virual platform
VSP
webinar
Wind River
Xilinx
xterm
XtremeEDA
Xilinx Zynq-7000 Virtual Platform Performance: Native Linux vs. VirtualBox
In my last blog post , I covered three frequently asked questions about using the Xilinx Zynq-7000 Virtual Platform as a VirtualBox appliance. Today, I'll cover the next most frequently asked question. It is related to simulation performance. This should not be considered an official benchmark as...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Mon, May 7 2012
Virtual Platform UART Use Number 2: Using telnet to Connect to a UART
Welcome to the next installment in my series about different ways to use the venerable UART in Virtual Platforms. If you missed the first two parts you can review the introduction and use case 1, about using xterm in slave mode for an interactive terminal . This article explains another way to provide...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Tue, Sep 6 2011
Q&A: A Closer Look at the Cadence Virtual System Platform
Cadence took a significant step into a new marketplace with the recent introduction of the Virtual System Platform , a virtual prototyping environment that supports architectural-level, pre-RTL software development and debugging. The Virtual System Platform is part of the tightly integrated System Development...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, May 25 2011
Pre-RTL Software Development -- You Can't Get Your Product to Market Without It!
It's been an exciting month for the System Realization team with the announcement of our System Development Suite . One of the new products, the Cadence Virtual System Platform , made its debut at the Embedded Systems Conference and has generated a lot of interest from our customers. DAC is right...
Posted to
System Design and Verification
(Weblog)
by
Steve Brown
on Mon, May 23 2011
Cadence System Development Suite – The Story is the Continuum
Cadence today (May 3) is introducting the System Development Suite , a set of four connected platforms that support hardware/software co-development from the architectural level through final prototyping. The story is not just that Cadence now has solutions for virtual prototyping and FPGA prototyping...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, May 3 2011
Is System-Level Design Creating a New Class of Engineer?
The move to electronic system level (ESL) technologies such as virtual prototyping is well underway - but what's the impact on the engineering organization? A recent panel discussion and an industry note published by analyst Gary Smith both suggested that new engineering roles are evolving, and several...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Apr 7 2011
Do You Have a DATE with Software? Cadence Does!
How important is the software market to Cadence and as an element of the EDA360 vision? Important enough that Cadence is sponsoring several relevant sessions at the upcoming Design, Automation, and Test in Europe (DATE) conference in Grenoble, March 14-18, 2011. If you're anywhere near Grenoble in...
Posted to
System Design and Verification
(Weblog)
by
Steve Brown
on Mon, Feb 28 2011
Why the Demand for Acceleration and Emulation is Growing
The dream of any marketer is a growing demand for its product line. Let me start this blog by quoting the System Realization (part of the Cadence EDA360 strategy) section from the transcript of the recent (Q4) Cadence earnings call. "In April (2010), we introduced the Verification Computing Platform...
Posted to
System Design and Verification
(Weblog)
by
Ran Avinun
on Mon, Feb 14 2011
System Realization Webinars in 2010 -- A Summary
Last year was unprecedented for Cadence. We came up with the EDA360 vision , reorganized internally to align to that vision, and established some great partnerships to help our customers realize their own visions around EDA360. The ED360 vision paper has been well received by both customers and competition...
Posted to
System Design and Verification
(Weblog)
by
MayankBhatia
on Fri, Jan 7 2011
System Industry Trends - 2010 Highlights and What's Coming Up for 2011 (Part II)
2010 was a very dynamic year for the electronic systems industry overall and Cadence in particular. In this set of blogs, I discuss some of the trends that started in 2010 and will continue in 2011. In part I, I talked about the key growth market, key industry challenges and the role of EDA. In this...
Posted to
System Design and Verification
(Weblog)
by
Ran Avinun
on Tue, Dec 28 2010
Page 1 of 3 (22 items) 1
2
3
Next >