Home > Community > Tags > vias/via
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • What's Good About RF PCB and Agilent ADS Via Exchange? 16.6 Has Many New Enhancements!

    The 16.6 Allegro PCB Editor and the Agilent Advanced Design System (ADS) interface have several new enhancements with respect to padstacks and vias.I will cover the Allegro generic via padstack that exports to ADS, and also the enhancements for existing layout IFF interface (import and export) to support...
    Posted to PCB Design (Weblog) by Jerry GenPart on Tue, Jun 11 2013
  • Forcing via connections

    I have a multi-layer design with multiple ground plane layers. But these have issues with ground loops. How can I set something in PCB Editor 16.5 that will only connect vias to one ground plane layer and leave all other layers unconnected, so that I can use a single ground connection point.
    Posted to PCB Design (Forum) by tmd63 on Fri, May 3 2013
  • How do I create a stack of vias

    We sometimes need to define a thruhole via as a stack up of blind microvias and buried vias. This is becasue on th eTop and Bottom layers I need a smaller pad, that cannot be acieved with thruhole via, but only with blind micorvias. Is it possible in PCB Editor to define such a via, or at least to place...
    Posted to PCB Design (Forum) by Leticia on Fri, Apr 5 2013
  • What's Good About APD’s Shape Shorting? You’ll Need the 16.6 Release to See!

    In some designsflows, you need to connect two plane shapes on the same net, but on different layers, together with vias in order to improve connectivity. These “shorting” vias are placed in a regular pattern across the overlapping areas of the shape, in such a way as not to interfere with...
    Posted to PCB Design (Weblog) by Jerry GenPart on Tue, Nov 13 2012
  • Error: Padstacks missing thermal/antipad definitions?

    Hey everyone, Background: I am new to Cadence, and am going through a simple tutorial on how to create a 555 LED blinker circuit using the Cadence suite. Following the tutorial, I drew the schematic in OrCAD, created a few custom pads and footprints, placed the components in Allegro, and autorouted the...
    Posted to PCB Design (Forum) by bnaden on Thu, Jun 7 2012
  • What's Good About Allegro PCB Router HDI Capabilities? 16.5 Has a Few New Enhancements!

    More high-density interconnect (HDI) improvements including the tuning of the auto-router (Allegro PCB Router - SPECCTRA) to use the via patterns, alignment of via list priority with Allegro PCB Editor, and creation and removal of anti-acid bars are available in the 16.5 release of the Allegro PCB Router...
    Posted to PCB Design (Weblog) by Jerry GenPart on Tue, May 8 2012
  • What's Good About Allegro Via Patterns During Group Routing? See for Yourself in 16.5!

    New to the 16.5 release of Allegro PCB Editor is the ability to establish via patterns during group routing. Group Routing Review The Allegro PCB Editor supports interactive group routing. Interactive group routing is the routing of more than one net concurrently. You can use this feature when routing...
    Posted to PCB Design (Weblog) by Jerry GenPart on Mon, Apr 30 2012
  • ncdrill problem

    I am using Allegro 16.2. I have problem with ncdrill, when I launch the command ncdrill un error occured and the program stopped. It created a log file ( extract.log). In the file there is this error : ERROR(SPMHDX-9): Internal error ... too many field names. I try to check all the pad,I try to remove...
    Posted to PCB Design (Forum) by Maury on Fri, Feb 11 2011
Page 1 of 1 (8 items)