Home > Community > Tags > via stack-up
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

via stack-up

  • How to connect vias to specific layers

    I have a design which has 7 layers. The top layer has only short stubs. There are two layers for traces but they are sensitive signals and there is a solid ground plane above and below these two layers. I have connected these two planes at one point near the incoming supply. I also have a single ground...
    Posted to PCB Design (Forum) by tmd63 on Thu, Sep 26 2013
  • How to Add Specially Created Via Padstacks to Just the Design Database vs. Library?

    For a design, trying to keep some specially created via padstacks out of the general library path and instead just keep with the design database. In the Allegro Constraint Manager, there are two options for assigning vias to the nets but it's not clear how to get these new, specially-created via...
    Posted to PCB Design (Forum) by RMS707 on Mon, Jul 22 2013
  • Forcing via connections

    I have a multi-layer design with multiple ground plane layers. But these have issues with ground loops. How can I set something in PCB Editor 16.5 that will only connect vias to one ground plane layer and leave all other layers unconnected, so that I can use a single ground connection point.
    Posted to PCB Design (Forum) by tmd63 on Fri, May 3 2013
  • How do I create a stack of vias

    We sometimes need to define a thruhole via as a stack up of blind microvias and buried vias. This is becasue on th eTop and Bottom layers I need a smaller pad, that cannot be acieved with thruhole via, but only with blind micorvias. Is it possible in PCB Editor to define such a via, or at least to place...
    Posted to PCB Design (Forum) by Leticia on Fri, Apr 5 2013
Page 1 of 1 (4 items)