Home > Community > Tags > veriloga/verilogams
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

veriloga,verilogams

  • Annotate veriloga or verilogams value on symbol

    Hi, I am interested in creating a symbol in Cadence which will have a label on it which is the value of a variable inside the verilog-a code of that block after a simulation has run. For instance, I have a "real" ron and I would like it's dc value to appear on my symbol. Thank you! Aaron
    Posted to Custom IC SKILL (Forum) by acook on Wed, Jul 10 2013
  • Specify a file path as a parameter type in Cadence VerilogAMS

    Hello, I am writing a verilogams module to be used in my spectre sims. When this module is instantiated in my schematic, it needs to take in a path to a pwl file as a parameter input to the verilogams instance and then incorporate this filename as the file type for the "vsource" instance defined...
    Posted to Custom IC Design (Forum) by uzzy on Tue, Oct 2 2012
Page 1 of 1 (2 items)