Home > Community > Tags > veriloga/veriloga ahdl cadence virtuoso
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

veriloga,veriloga ahdl cadence virtuoso

  • Noise sources in PSS analysis

    Hi all, I have a pretty simple doubt. I am using Verilog A based circuit netlist to perform circuit simulation in cadence spectre. I have defined some flicker noise sources in the same netlist. If I simulated a simple differential amplifier, I can get the inut referred noise through noise analysis. Now...
    Posted to Custom IC Design (Forum) by OneNewBoy on Tue, May 14 2013
  • Specify a file path as a parameter type in Cadence VerilogAMS

    Hello, I am writing a verilogams module to be used in my spectre sims. When this module is instantiated in my schematic, it needs to take in a path to a pwl file as a parameter input to the verilogams instance and then incorporate this filename as the file type for the "vsource" instance defined...
    Posted to Custom IC Design (Forum) by uzzy on Tue, Oct 2 2012
  • segment error for symbol

    Hello, I wrote a veriloga code for some behavioural modeling. It compiled fine and let me create a symbol. I then instantiated the symbol and tried to sim it with spectre. The spectre simulation bombs and the error message is like "segment error for symbol: pin_name" and it is referring to...
    Posted to Custom IC Design (Forum) by uzzy on Fri, Aug 3 2012
Page 1 of 1 (3 items)