Home > Community > Tags > veriloga/timestep control
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

veriloga,timestep control

Sorry, but there are no more tags available to filter with.
  • Re: Regarding Smoothness in transient analysis

    Hi RFStuff, The simulator will only place timesteps that are sufficient to resolve the equations, not necessarily enough that the sine wave looks like a sine wave. One way to help the simulator take more timesteps is to use the bound_step() function - this should be a little nicer to the simulator (than...
    Posted to Custom IC Design (Forum) by skillUser on Wed, Sep 18 2013
Page 1 of 1 (1 items)