Home > Community > Tags > veriloga/simulation
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • Mixed-Signal Simulation Speed Optimization

    After spending some time to setup a mixed-signal simulation, I reached a point where I can no longer increase the simulation speed. The chip core is referencing behavioral VHDL and a majority of the analog modules are represented by Verilog-A code. I am simulating using irun. I was wondering it if would...
    Posted to Custom IC Design (Forum) by TjaartOpperman on Tue, Jul 17 2012
  • Check signal value in order to stop simulation

    Hi Everyone, I am trying to optimize the simulation time but checking the value of an analog signal in the simulation. I am wondering if there is already a block (veriloga) or a function under cadence which check the value of an analog signal (i.e. for example after 10 values with 1us apart under 5%...
    Posted to Custom IC Design (Forum) by frogconsultant on Mon, Feb 14 2011
Page 1 of 1 (2 items)