Home > Community > Tags > verilogA ahdl cadence virtuoso ADE gcc compile mmsim/veriloga
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

verilogA ahdl cadence virtuoso ADE gcc compile mmsim,veriloga

Sorry, but there are no more tags available to filter with.
  • VerilogA parsing problem

    When I check and save a verilogA file from cadence library, cadence always checks the syntax of the VerilogA file. But now if I do it, I got the following error WARNING : There is some issue in invoking spectre command for parsing the text file <path to verilogA file> Make sure that the setting...
    Posted to Custom IC Design (Forum) by StanleyN on Thu, Sep 27 2012
Page 1 of 1 (1 items)