Home > Community > Tags > verilog/blocking
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

verilog,blocking

  • Re: SV:Where to use Continuous Assign?

    An excellent documentation on continous assignments, blocking and non-blocking usage is in this document. http://csg.csail.mit.edu/6.375/papers/cummings-nonblocking-snug99.pdf In terms of SV usage (from a testbench perspective) for all of them, first of all SV makes a clear differentiation between verilog...
    Posted to Functional Verification (Forum) by Vinayhonnavara on Tue, Dec 8 2009
Page 1 of 1 (1 items)