Home > Community > Tags > verification
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

verification

  • New eDocs Makes Documenting Fun!

    Documentation. This single word tends to sends shivers up the spine of many an engineer. People like to code. It's fun. It's exciting. You can simulate your code, view waveforms, debug it, collect coverage on it and play with it. Let's face it, a Word document simply pales in comparison....
    Posted to Functional Verification (Weblog) by teamspecman on Fri, Mar 13 2009
  • Talk "Low Power" With The Experts

    I am very excited about an event that Cadence low-power R&D and technical experts are hosting in Europe and eventually in other regions. The nice part about this is that it allows for informal discussions between engineers. I recently sat down with one of the presenters to find out what these events...
    Posted to Digital Implementation (Weblog) by soheilm1 on Mon, Mar 9 2009
  • The OVM extended to support e and SystemC

    In case you missed the press release, the Open Verification Methodology (OVM) has been updated to support e as well as SystemC: http://www.cadence.com/cadence/newsroom/press_releases/Pages/pr.aspx?xml=022309_extended_ovm The first implementation of OVM was for SystemVerilog back in 2007. This donation...
    Posted to Functional Verification (Forum) by mstellfox on Wed, Feb 25 2009
  • top level verification plan - what's the big deal?

    Putting together a solid top level verification plan is not an easy task... It's actually quite different from writing a verification plan for a standalone unit. Still, there are some basic guidelines that should be taken into consideration during the process. In the following article I tried to...
    Posted to Functional Verification (Forum) by ThinkVer on Tue, Feb 10 2009
  • Demo: Power Shut-Off (PSO) Verification in Incisive

    With more and more designs employing low power design techniques, the need to accurately verify these low power structures is critical. Unfortunately, the complexity associated with low power design often increases the complexity of low power verification. The good news is that the Incisive Unified Simulator...
    Posted to Logic Design (Weblog) by Mickey on Wed, Oct 29 2008
  • Embedded Systems Conference Boston 2008

    Friday is that last day to get the Early Bird price for the Embedded Systems Conference scheduled for October 28-30 at the Hynes Convention Center in Boston. There are a lot of great sessions on embedded software development including a track on Debugging, Verification, and Test that will be anchored...
    Posted to System Design and Verification (Weblog) by jasona on Thu, Aug 21 2008
Page 29 of 29 (286 items) « First ... < Previous 25 26 27 28 29