Home > Community > Tags > verification/IES/Assertions
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

verification,IES,Assertions

  • Assertions Help Avoid Chip Melt

    When asked why the use of assertions for low power is rising, I say “at 40nm and below, the chips are just going to melt.” Ann Steffora Mutschler, you quoted me perfectly in your “ Avoiding Chip Melt ” article! Assertions are just the tip of the low-power verification iceberg...
    Posted to Low Power (Weblog) by Adam Sherilog on Thu, Mar 22 2012
Page 1 of 1 (1 items)