Home > Community > Tags > verification/Formal Analysis/Simulation
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

verification,Formal Analysis,Simulation

  • DVCon 2013 for the Specmaniac

    At the upcoming DVCon (in San Jose, CA February 25-28) , Cadence will cover all aspects of our verification technologies and methodologies (full list of Cadence-sponsored events is here ). Of course, Team Specman cannot resist drawing your attention to the many activities that will feature Specman and...
    Posted to Functional Verification (Weblog) by teamspecman on Thu, Feb 7 2013
  • Best Practices for Selecting and Using Verification IP (VIP)

    In the past few years, commercial verification IP (VIP) has been selected for use in an ever greater percentage of verification environments. While VIP has the capability to save considerable time and engineering resources, there are several decisions you need to make in order to optimize the value received...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Feb 13 2012
  • Q&A: Formal Verification in 2011 – Update and Forecast

    Alok Jain, distinguished engineer at Cadence, directs the company's R&D efforts in formal verification. When he recently visited Cadence San Jose headquarters, we talked about the status of formal verification technology today and trends developing for 2011. Specifically, we talked about formal...
    Posted to Industry Insights (Weblog) by rgoering on Sun, Jan 2 2011
Page 1 of 1 (3 items)