Home > Community > Tags > vcd value change dump spectre
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

vcd value change dump spectre

  • Re: AMS simulation with VCD input file

    Hi Andrew, Thanks for your reply. But I would like to make this thing into you attention that I am using VCD file with signalInfofile only for analog signals. So whenever I had to do it I did with spectre. It works all the time. My requirement was now to force few signals on the fly and that can be done...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Thu, Jan 16 2014
  • AMS simulation with VCD input file

    Hi, I am running an ams simulation with VCD input file. I did this with config view with ams template . I see my inputs are not correct. They are some random pwl signals. If I see my input file using simvision -wave <vcdFileName.vcd>, I see the signals are correct. I have attached signalInfo file...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Wed, Jan 15 2014
  • Does clock power included in Power Report ?

    Hi All, I am conserned whether my power reports include clock power or I have to calculate it separately. Currently I am defining clock period using "define_clock" command before loading my Netlist and then using "report power" command, however when RC loads the VCD file it shows...
    Posted to Logic Design (Forum) by dkhan on Sat, Jul 27 2013
  • using ModelSim/QuestaSim VCD file in RTL compiler

    Hi, I want to use VCD file from QuestaSim 6.0 in RTL compiler to obtain power report. The netlist file I am using in QuestaSim for simulation and VCD file generation is also generated by RTL compiler byt when I run following commands I got no asserted signals in the power result. Does RTL compiler supports...
    Posted to Logic Design (Forum) by dkhan on Tue, Jun 18 2013
  • writing out a .vcd file from spectre

    I'm working with a small (very small) SRAM circuit. I'm simulating the design using Spectre from within Cadence (icfb). I'm VERY frustrated with the waveform viewer that pops up when the simulation is done. I'd love to write out a .vcd file and use a viewer that undoubtedly will be more...
    Posted to Mixed-Signal Design (Forum) by geezmaneti on Mon, Nov 12 2012
  • Re: Reg .VCD file generation

    TAM1, i know it's been a while for this thread but i'm hoping this will make it to you. I'm using Spectre from within Cadence and want to write out a .vcd file. Is this possible? I saw your tcl commands above, but i'm not even sure where i would input these and i'm not certain that...
    Posted to Logic Design (Forum) by geezmaneti on Mon, Nov 12 2012
Page 1 of 1 (6 items)