Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> vManager
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
vManager
Acellera VIP TSC
AF
assumed generation
collaboration
coverage
debug
e code
e language
eplanner
eRM
Formal verification
Funcional Verification
functional coverage
functional verification
garbage collection
generation
IBM
ICCR -Code Coverage in .html format ??
IEEE 1800
IES
IES-XL
IEV
IFV
Incisive
Incisive92
IntelliGen
irun
ius 9.2
lists
MDV
metric driven verification
Mixed-Signal
OVM
random generation
SimVision
Specman
Specman e
systemverilog
Tom Cole
uvm
vPlan
vPlan eplanner MDV
Zander
IBM and Cadence Collaboration Improves Verification Productivity
Technology leaders like IBM continuously seek opportunities to improve productivity because they recognize that verification is a significant part of the overall SoC development cycle. Through collaboration, IBM and Cadence identify, refine, and deploy verification technologies and methodologies to improve...
Posted to
Functional Verification
(Weblog)
by
Adam Sherilog
on Wed, Feb 13 2013
Specman: An Assumed Generation Issue and its Real Root Cause
Random generation is always a complex task, and differences in results are usually very hard to debug. Besides, generation misbehavior always rings many bells in R&D :-) A customer reported a random stability issue, explaining that the generator (IntelliGen) generated different values with the same...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, Jan 21 2013
Re: Tracking regression results with an SQLITE database
I sent Andy some example code, which I'm copying here in case it's of help to any other forum members. // Usage example: // vmanager -batch -c "load dump_results_csv; analyze_runs -vsof my_session/my_session.vsof; dump_results_csv()" < ' extend global { dump_results_csv ( result_file_name...
Posted to
Functional Verification
(Forum)
by
StephenH
on Thu, Jan 17 2013
Re: Tracking regression results with an SQLITE database
Hello Andy! I would generally advise against parsing the VSOF directly as its format does occasionally change slightly and I have seen users flows break in this circumstances. Usually at the point where the author of the parser script has moved on and nobody knows what it was meant to do... ;-) You could...
Posted to
Functional Verification
(Forum)
by
StephenH
on Tue, Jan 15 2013
Re: Incremental Compilation in Emanager
Hi Abhinivesh, If you would like to see an example on how to use it please see in Cadence SOCV_kit 3_mdv_foundations_infrastructure_workshop in lab 2. Thansk, Nili.
Posted to
Functional Verification
(Forum)
by
Nili Segal PE
on Thu, Jul 26 2012
Re: Non HTML coverage report generation using E-manager
You can save a CSV (spreadsheet) from the vPlan window. Go to the menu "File->Export vPlan (.csv format)". In the dialogue box that pops up, you can choose what details go into the CSV file, e.g. full or truncated hierarchy, simulation grades, check passes and fails etc. There is also a...
Posted to
Functional Verification
(Forum)
by
StephenH
on Mon, Feb 20 2012
Non HTML coverage report generation using E-manager
Hi, After my specman regression is complete, I am trying to generate a non-html coverage report using E-manager. When i explored the E-manager tool, I could only see HTML report generation options. Is it not possible to generate non-html reports? or atleast any work around to generate one from html?...
Posted to
Functional Verification
(Forum)
by
bharathwajan
on Sun, Feb 19 2012
passing IRUN command-line arguments into vsif file?
Hi, I use command-line arguments in my script and it looks like this irun ... +define+MY_ARG ... I can run stand-alone simulation with different MY_ARG to different tests. How can I reuse my script in a vsif to launch regression of all tests? Is there a way to define an attribute so I can specify MY_ARG...
Posted to
Functional Verification
(Forum)
by
xzhao
on Wed, Sep 8 2010
ms word editable eplan?
Hello: I am using IUS 9.2 (with EMGR 9.2) for one of my verification environments. The management has decided to use the eplanner for verification tracking. On using the eplanner, I find that the only way that I can edit plans is by invoking the eplanner GUI.Is there a way to edit the eplans like the...
Posted to
Functional Verification
(Forum)
by
hrawal
on Thu, Jul 8 2010
instance based functional coverage on systemverilog classes (OVM) in vManager
Hi all, I am just checking vmanager functionality and found out, that, when instantiating a class twice in OVM, I don't get separate coverage reports for these 2 instances. Unfortunately neither docu nor help etc. tell me, whether this is/will be supported. For me, this is currently a NoGo-criteria...
Posted to
Functional Verification
(Forum)
by
FrankE
on Mon, Dec 8 2008
Page 1 of 1 (10 items)