Home > Community > Tags > tech files
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

tech files

  • VCAR OA Filter VIA Layers Issue

    I am trying to filter out all VIA layers while exporting the layout to VCAR to cut down the size of the database in Open Access. In CDB the all via defined were shown after export (recognized) but in OA only customVia Definitions are exported but not the standard via defintions. Since the datase size...
    Posted to Custom IC Design (Forum) by VenuA on Wed, Aug 29 2012
  • Importing a def file (made in encounter) into virtuoso.

    Dear users, I've made a design in Encounter with the Nangate OpenCell Library. Everything is placed and routed, and I have extracted the def file. I want to use that def file, so I can import it in Virtuoso, because I have to add some shape pins in there. The first thing I did, is make an new library...
    Posted to Custom IC Design (Forum) by Mikutine on Tue, May 22 2012
  • Confused TechFile & Simulation

    Hello, I designed my own transistor layout by coding a SKILL pcell. The next thing should be a own spectre modle, but the only thing I can do right now is: -create a schematic view for my layout which would include a transistor out of my techfile Normaly I thought I would connect some kind of spectre...
    Posted to Custom IC Design (Forum) by eactor on Thu, May 12 2011
  • Adding New layer

    Hello , I am trying to add new layer (mask) in my layout. I tried to add the layer in my technology but when I stream-out it complains that "Failed to get Stream layer rules for layer-purpose pair `M14:drawing'.All objects on this LPP will be dropped". Is there any simple full-proof way...
    Posted to Custom IC Design (Forum) by AnilKumar15 on Tue, May 10 2011
Page 1 of 1 (4 items)