Home > Community > Tags > systemverilog/MDV/OVM ML
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

systemverilog,MDV,OVM ML

  • DVCon 2010 For The Specmaniac

    At next week's DVCon in San Jose, CA, Cadence will cover all aspects of our verification technologies and methodologies ( full list of Cadence-sponsored activities is posted here ). Of course, Team Specman is here help Specmaniacs discover the many activities that will feature Specman and e language...
    Posted to Functional Verification (Weblog) by teamspecman on Mon, Feb 15 2010
  • Scalability Made OVM The Ideal Choice For UVM

    The popularity of OVM that made it the idea choice for Accellera's UVM is rooted in it's uniquely scalable architecture. Today's announcement by Mitsubishi Electric and the OVM Advanced Topics tutorial at DVCon are examples of scalability beyond the common SystemVerilog testbench. For some...
    Posted to Functional Verification (Weblog) by Adam Sherilog on Mon, Jan 25 2010
Page 1 of 1 (2 items)