Home > Community > Tags > systemverilog/AMS/realtobits
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • $bitstoreal function in IC6.1.5 systemVerilog

    Hi All, I am having the following weird issue: I am trying to do some AMS simulation using IC6.1.5 and ADE. I created a systemVerlog view and used the function "$bitstoreal". When I try to save and close the editor, I get an error: "ncvlog: *E,NOTCMP: unit bitstoreal not found while parsing...
    Posted to Custom IC Design (Forum) by Vijay Srinivas on Thu, Jul 19 2012
Page 1 of 1 (1 items)