Home > Community > Tags > system verilog/simvision
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

system verilog,simvision

  • Re: forcing the creation of a vcd file

    Hi Stephen, Thanks for the reply. I strictly need it to be in VCD format as I am passing this file to analog team so that they can use is to see if there is any problem in the signal change and in the signal itself. Also we use it in the tester to test the chip. If there is any way around to probe the...
    Posted to Functional Verification (Forum) by Sumeet Shresth on Mon, Nov 26 2012
  • Re: forcing the creation of a vcd file

    Hi Stephen, I am trying to create the VCD for the system verilog varible being defined as struct using the following command: probe -create -vcd bench.ydec_i -depth all but I am facing the issue showing the following error: ncsim: *E,DBOBBD: Cannot create VCD probe for bench.ydec_i. I am using the simvision...
    Posted to Functional Verification (Forum) by Sumeet Shresth on Sun, Nov 25 2012
Page 1 of 1 (2 items)