Home > Community > Tags > system design/EDA tools
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

system design,EDA tools

  • DVCon 2014: How to Close the Verification Gap

    SAN JOSE, Calif.--Sometimes in the electronics industry, the best questions are at once the simplest and scariest. Consider the one raised in a DVCon 2014 panel (Richard Goering blogged in detail here ): Have we created the verification gap? I invited Cadence Senior Architect JL Gray and ChipDesign Magazine...
    Posted to The Fuller View (Weblog) by Brian Fuller on Thu, Mar 20 2014
Page 1 of 1 (1 items)