Home > Community > Tags > system design and verification
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

system design and verification

  • ESC Boston: Day 2

    This morning before heading to ESC it dawned on me that the park across the street from my hotel was the Boston Public Garden . Maybe it was the swans on the hotel logo, but the ironic thing is that the only way I knew about this park was by reading the book Make Way for Ducklings to my kids. I previously...
    Posted to System Design and Verification (Weblog) by jasona on Wed, Oct 29 2008
  • Virtualization Taxonomy

    I arrived safe and sound at the Embedded Systems Conference in Boston today. It's been a few years since I have attended ESC, but it all came back to me quickly, and is just as I remember it, a lot of small booths with vendors showing small boards doing something (hopefully something interesting...
    Posted to System Design and Verification (Weblog) by jasona on Tue, Oct 28 2008
  • Is Host-Code Execution History?

    Before getting into the details of today's topic I'm happy to report a brand new baby girl was born on October 1 into the Andrews family of Ham Lake, MN. She is our sixth child, and the forth girl to go along with two boys. Currently, I play a lot of golf with my oldest three kids and with the...
    Posted to System Design and Verification (Weblog) by jasona on Fri, Oct 17 2008
  • Early Embedded Systems Conference Coverage

    Today, a friend sent me a link to an article on embedded.com that talks about my upcoming presentation at the Embedded Systems Boston Conference . I love the title about turning hardware and software design upside down. I guess it's true that this is what I have been doing for some time. The unique...
    Posted to System Design and Verification (Weblog) by jasona on Mon, Oct 13 2008
  • System-level design and verification - at the center!

    This year, Cadence increases its focus on system-level design and verification events. During the latest CDNLive San-Jose that was held in September, the guest keynote - Dr. Jan Rabaey, Distinguished Professor of Electrical Engineering at the University of California, Berkeley, described the challenges...
    Posted to System Design and Verification (Weblog) by Ran Avinun on Tue, Oct 7 2008
  • Power Aware Design Now at System Level

    Several years ago, I have purchased a cell phone with a 2 years contract from one of the major wireless service providers in the US. The battery lifetime between charges of this phone was terrible - 24 hours. The service provider promised me that there will be a firmware upgrade which will improve the...
    Posted to System Design and Verification (Weblog) by Ran Avinun on Mon, Oct 6 2008
  • Embedded Software Bugging and Debugging

    In one of my previous posts I introduced an interesting book titled Dreaming in Code . One of the great quotes from the book pertains to today's subject, embedded software debugging. If you don't have the book you can look it up on the book excerpt page of the author's website for the book...
    Posted to System Design and Verification (Weblog) by jasona on Wed, Sep 17 2008
  • The Road to Better Software Verification

    It seems the debate over the benefits of better software verification is still alive and well. I just read a blog post by Frank Schirrmeister on Software Developer Attitude and the topic of hardware vs. software methodology. Part of the post brings up the argument that the cost of failure for hardware...
    Posted to System Design and Verification (Weblog) by jasona on Thu, Aug 28 2008
  • ESL: The state of the industry and what’s next?

    While ESL continues to remain in its infancy, there are signs within the industry pointing towards eventual mainstream usage. With the rapid migration towards advanced process nodes (high capacity), increased hardware and software complexity, and the pressure to reduce the number of ASIC/ASSP designs...
    Posted to System Design and Verification (Weblog) by Ran Avinun on Mon, Aug 25 2008
  • Embedded Systems Conference Boston 2008

    Friday is that last day to get the Early Bird price for the Embedded Systems Conference scheduled for October 28-30 at the Hynes Convention Center in Boston. There are a lot of great sessions on embedded software development including a track on Debugging, Verification, and Test that will be anchored...
    Posted to System Design and Verification (Weblog) by jasona on Thu, Aug 21 2008
Page 14 of 16 (152 items) « First ... < Previous 12 13 14 15 16 Next >