Home > Community > Tags > synthesize RC script
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

synthesize RC script

  • How to use the Encounter RTL Compiler Super-Thread with Tivoli Workload LoadLeveler
    Hello all, Please I would like to use my Encounter RTL Compiler, later the EDI, to place the parallel synthesis into a HPC cluster. I understand that for this purpose I must use Super-Thread, and that I must configure it using: set_attribute super_thread_servers { machine_names } / In this stage I already...
    Posted to Logic Design (Forum) by lvcargnini on Tue, May 14 2013

  • RTL Compiler Hierarchical Flow
    Hello, Please, which is the manual that I must read to obatin the information on how to perform the hierarchical flow for RTL compiler synthesis ? Regards, Vitorio.
    Posted to Logic Design (Forum) by lvcargnini on Tue, Feb 5 2013

  • Propagate a clock from .LIB of a block
    Hello all, I am trying to synthesize a module which has a .LIB for one of the blocks. The block has internal clock generators and requires to create a clock on one of the block's ports. I can create the clocks in the top-level by providing hierarchical path. However, I am not able to see the generated...
    Posted to Logic Design (Forum) by randomax on Mon, Apr 30 2012

  • RTL compiler - synthesis
    I am traying to synthesize a design to a library with no basic inverters. In general, RTL compiler requires inverters and some other basic cells. and so i will recieve : "synthesis failed- do not have usable inverters". My library have all the logical veriaty of cells except a straight forward...
    Posted to Logic Design (Forum) by Ivan13 on Sun, Jan 15 2012

  • RTL Compiler synthesis problem, memory ports not mapped!!! Generated memory macrocells unusable!!!
    Hello, I am facing a problem during the synthesis (RTL Compiler) which I cannot solve. Here is the problem: Initial status: 1) I have coded my digital design in VHDL. 2) The code has been simulated successfully. 3) In my digital design I also need SRAM and ROM macrocells. a. So I used the ARTISAN memory...
    Posted to Logic Design (Forum) by albares on Wed, Jun 30 2010

  • Need help with VHDL libraries in RTL Compiler
    I have an VHDL file that I want to synthesize that starts like this: library ieee; use ieee.std_logic_1164.all; library grlib;(this is a library I define) use.grlib.amba.all; ... when I synthesize with RTL Compiler, it will give me an error like this: "use.grlib.amba.all", no such primary unit...
    Posted to Logic Design (Forum) by yqzhang on Wed, Dec 16 2009

  • Synthesize problem
    Hi there, I'm trying to synthesize my degin with CadenceRC. I have a makefile and a tcl scirpt to make the synthesization. At first it works, then I must did something wrong I cannot synthesize any more. It showed messages like this: make: Circular my_design.vhd <- my_design.vhd dependency dropped...
    Posted to Logic Design (Forum) by Hava on Fri, Oct 9 2009
Page 1 of 1 (7 items)