will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > synthesis/DAC/System Design and Verification
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

synthesis,DAC,System Design and Verification

  • Is ESL changing EDA? Absolutely!

    Geoffrey James's recent article provides a succinct description of several important trends that are driving customers towards system level design and verification. He makes several points about shifts in technology and methodology, and the fact that the RTL remains the golden source even for today's...
    Posted to System Design and Verification (Weblog) by Steve Brown on Wed, Apr 1 2009
Page 1 of 1 (1 items)