Home > Community > Tags > storage

	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

storage

MemCon Keynote: Cloud, Mobility Disrupt Semiconductor Memory Ecosystem

Do you think memory is a boring, slow-moving technology? That's definitely not the case, according to Martin Lund (right), senior vice president at Cadence and keynote speaker at the MemCon 2012 conference Sept. 18, 2012. Lund asserted that these are "exciting times" for a semiconductor...

Posted to Industry Insights (Weblog) by rgoering on Tue, Sep 18 2012
Keynote: New Memory Technologies Challenge NAND Flash and DRAM

NAND Flash and DRAM have had a great run through many process generations, but the good times for these architectures may be coming to an end, according to a keynote speaker at the Flash Memory Summit Aug. 21, 2012. Sung Wook Park, executive vice president for R&D and SK Hynix, talked about the scaling...

Posted to Industry Insights (Weblog) by rgoering on Wed, Aug 22 2012
Cadence Video Demonstrates PCIe Gen3 IP Silicon Performance

It is not often that an IP provider gets to showcase their IP performance in a real product demo. Those laurels usually end up going to the end product that uses the IP. But a recent Cadence video features our PCI Express (PCIe) Gen 3 core running flawlessly in silicon in a real system. We thought we...

Posted to Design IP (Weblog) by ashwinmatta on Mon, Aug 6 2012
How IP Subsystem Will Speed NVM Express (NVMe) Adoption

Non-Volatile Memory Express (NVM Express or NVMe) is an emerging protocol standard for accessing solid state drives (SSDs) over PCI Express (PCIe) links. It would thus make sense, if you're designing an SoC that has an SSD interface, to cobble together a subsystem that includes an NVMe controller...

Posted to Industry Insights (Weblog) by rgoering on Tue, May 15 2012
The Denali Memory Report has Returned!

For more than a decade, the Denali Memory Report has been an authoritative source of information about business and technology trends in semiconductor memory and storage. The report was published by Denali Software, which was acquired by Cadence in 2010. Now the report has returned as the Denali Memory...

Posted to Industry Insights (Weblog) by rgoering on Thu, Jan 5 2012
Want Better EDA Tool Performance? How Cadence IT Can Help

Would you like your EDA tools to run or load faster? Do you want to quickly and securely resolve any tool-related issues you experience with Cadence products? The Cadence IT group has a couple of programs that can help. One is the recent Customer Collaboration Initiative (CCI), which focuses mostly on...

Posted to Industry Insights (Weblog) by rgoering on Mon, Nov 28 2011
Panelists Propose “Top Ten” Lists for Flash Memory Trends

What are the 10 most important things designers need to know about flash memory today? Participants in the closing panel of the Flash Memory Summit offered different lists, each coming from different perspectives, and each including insights and predictions that some may find to be surprising or controversial...

Posted to Industry Insights (Weblog) by rgoering on Sun, Aug 14 2011
New Memory Technologies, New Possibilities

As a complete gadget geek, it’s always exciting to play with the latest technological toys. But if you stop to consider how each new wave of applications powered by these devices impacts the underlying SoC designs, you quickly realize that the memory and storage subsystem is now central to SoC...

Posted to Design IP (Weblog) by Neil Hand on Mon, Apr 11 2011
Memory and Storage Control – Next Frontier for Third-Party IP?

System-on-chip (SoC) design teams have learned they can be much more productive by acquiring processor and interface IP. But most teams still build their own memory and storage controllers - a task that is becoming more difficult, and returning fewer benefits, as complexity grows. Memory and storage...

Posted to Industry Insights (Weblog) by rgoering on Mon, Apr 11 2011
Tips from Cadence IT: Storage, Networking, and Linux

As Cadence IT experts engage with customers who are building and maintaining CAD infrastructures, they see three primary problem areas: storage, networking, and Linux. This post provides some "best practices" suggestions that may help design teams avoid difficulties in these areas. Peter Vincent...

Posted to Industry Insights (Weblog) by rgoering on Sun, Feb 13 2011

Page 1 of 1 (10 items)

Popular Tags

Email

Share

Subscribe

Contact Us

storage

MemCon Keynote: Cloud, Mobility Disrupt Semiconductor Memory Ecosystem

Keynote: New Memory Technologies Challenge NAND Flash and DRAM

Cadence Video Demonstrates PCIe Gen3 IP Silicon Performance

How IP Subsystem Will Speed NVM Express (NVMe) Adoption

The Denali Memory Report has Returned!

Want Better EDA Tool Performance? How Cadence IT Can Help

Panelists Propose “Top Ten” Lists for Flash Memory Trends

New Memory Technologies, New Possibilities

Memory and Storage Control – Next Frontier for Third-Party IP?

Tips from Cadence IT: Storage, Networking, and Linux