Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> statistical
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
statistical
CDNlive
CDNLive!
Digital Implementation
DS-OCV
dynamic rail analysis
Early Rail Analysis
Extraction
Industry Insights
Industry Insights: ARM
Jacobs
Komoda
Multi-Core and Parallel rocessing
noise analysis
OCV
on-chip
on-chip variation
power analysis
Renesas
SI analysis
signal integrity
signoff
Signoff Analysis
SSTA
STA
static timing
static timing analysis
Statistical Timing
timing
Timing analysis
Timing Constraints
timing convergence
timing system
Variation
webinar
User Interview: Design-Specific OCV – A Step Towards Statistical Timing
Static statistical timing analysis (SSTA) can provide good timing accuracy by reporting statistical distributions instead of absolute numbers. But many design teams feel it's too early to deploy full SSTA. An alternative method available with the Encounter Digital Implementation System, called Design...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Nov 17 2010
OCV Webinar: Statistical Timing Finds a Niche
Over a year ago I wrote a blog entitled, " Whatever Happened to Statistical Timing? " A Cadence webinar earlier this week provided one answer - it's becoming part of a continuum of capabilities for on-chip variation (OCV) analysis, and will most likely join the mainstream at 32nm and below...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Aug 26 2010
Signoff-Driven Implementation = Consistent and Convergent = Predictable and Efficient
Digital designs are reaching 10's of millions of instances, which makes efficiency of the overall digital implementation and signoff flow critical to ensure predictability in the design schedule. A major stumbling block that can be a real threat to that predictability is iterations between different...
Posted to
Digital Implementation
(Weblog)
by
mikeNaustin
on Wed, Mar 10 2010
Re: What's cadence's answer to SNPS PrimeTime VX
[quote user="Aidans"] SNPS launch its SSTA tools, PrimeTime VX, Is there a similiar product line in Cadence ? [/quote] Hi Aidans , Thank you for your question. Cadence's SSTA technology is available in the Encounter Timing System product for analysis and is the only solution which is integrated...
Posted to
Digital Implementation
(Forum)
by
mikeNaustin
on Tue, Dec 9 2008
Page 1 of 1 (4 items)