Home > Community > Tags > standard cell
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

standard cell

  • Implement TSGEN in IBM 9HP process

    I made several behavioral designs in Verilog that use tri-state buffers. Structural Verilog from Synopsys uses the TSGEN function to implement tri-state buffers, but the tech library does not seem to have TSGEN implemented, and attempting to place & route results in the tri-state outputs being unconnected...
    Posted to Digital Implementation (Forum) by Khenglish on Tue, Jul 8 2014
  • Library "Safe Margins" -- Are They Really Saving Your Design?

    Designers need to radically re-think their strategies for timing closure to get the most out of process technologies that are becoming readily available. The additional burdens of creating electrical cell views for timing, power and signal integrity, accounting for process variability, managing leakage...
    Posted to Custom IC Design (Weblog) by AElzeftawi on Thu, Jan 10 2013
Page 1 of 1 (2 items)