Home > Community > Tags > stacked die/boundary scan/JEDEC/LETI
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

stacked die,boundary scan,JEDEC,LETI

  • An Update on the JEDEC Wide I/O Standard for 3D-ICs

    One of the big advantages of 3D-ICs with through-silicon vias (TSVs) is the potential for much faster memory bandwidth compared to conventional 2D ICs. That's why the emerging JEDEC wide I/O mobile DRAM memory standard, which takes full advantage of 3D die stacking to provide significant power and...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Dec 15 2011
Page 1 of 1 (1 items)