Home > Community > Tags > stacked die/TSV
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

stacked die,TSV

  • EDP Symposium Uncovers an Inconvenient Truth with a Shot of 3D

    Every April the leading edge of the leading edge of semiconductor industry meet at the Electronic Design Process (EDP) Symposium to address design problems that make design more difficult than it should be. This was my first visit and chance to rub shoulders with the industry's gurus and to discuss...
    Posted to Digital Implementation (Weblog) by RahulD on Fri, Apr 16 2010
  • My DATE With 3DIC Technology

    This year DATE (Design, Automation and Test in Europe) was in snowy cold Dresden, Germany, March 8th-March 12 th and offered several 3DIC topics during the conference. I heard someone say "How did 3D with TSVs become hot from cold just so quickly?" In fact it did. Last year when I was following...
    Posted to Digital Implementation (Weblog) by samtabansal on Mon, Mar 29 2010
Page 2 of 2 (12 items) < Previous 1 2