Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > spectre/ADE XL
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

spectre,ADE XL

  • Virtuosity: 21 Things I Learned in May and June 2014 by Browsing Cadence Online Support

    Application Notes 1. Setting PVS to QRC av_extracted Flow with tsmc28 (& tsmc40 ) LVS Shows you how to put in place the PVS(LVS)-QRC(av_extracted) view using TSMC files. Videos 2. Mismatch Contribution in Virtuoso Analog Design Environment GXL Mismatch contribution analysis is a Monte Carlo post...
    Posted to Custom IC Design (Weblog) by stacyw on Thu, Jul 3 2014
  • Virtuosity: 19 Things I Learned in April 2014 by Browsing Cadence Online Support

    Plenty to keep you busy this month. Lots of RAKs, videos, and new Quick Start Guides and FAQs. Application Notes 1. Using Annotation Browser with Virtuoso IPVS Learn how to invoke the Annotation Browser and have it always appear docked to a specific location of the layout window, how to customize the...
    Posted to Custom IC Design (Weblog) by stacyw on Thu, May 22 2014
  • Running Cadence IC on VMware?

    My IT department is very enthusastic about putting everything on VMware. They say that this will make their job much easier. I would like to know if you, anyone, or your company has tried running Cadence IC, ADE, or Virtuososo (any version) on VMware and how it worked out for you.
    Posted to Custom IC Design (Forum) by John Reeder on Fri, Apr 6 2012
  • Transient noise

    Hi , What does the transient noise tab in the analyses window of spectre means and what were the values should be given for noise max. ,noise min and bins if my oscillator is working at 450MHzand running for 150ns. Thanks in advance. with regards, Jithin
    Posted to Custom IC Design (Forum) by Jithin on Wed, Mar 21 2012
  • TFT and BSIM device equations

    Hello everyone I am working TFT circuit design. According to Virtuoso® Simulator Circuit Components and Device Models Manual Product Version 7.1.1 June 2009, Cadence Spectre and UltraSim simulators support RPI TFT model. The equations of RPI TFT models are listed in the above file. I created the...
    Posted to Custom IC Design (Forum) by SilentHunter on Sat, May 14 2011
Page 1 of 1 (5 items)