Home > Community > Tags > spectre netlist/spectre netlist analogLib
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

spectre netlist,spectre netlist analogLib

  • How to override parameters in the same block - ADEXL Global Variables

    Hello, I was wondering if you could help with the following issue: The vendor's provided model file has a definition for a parameter (param1) which I would like to override. Both definitions would happen in the same "block" (same level). The way I'm trying to do this, with no success...
    Posted to Custom IC Design (Forum) by WMACH on Thu, Apr 17 2014
  • Noise sources in PSS analysis

    Hi all, I have a pretty simple doubt. I am using Verilog A based circuit netlist to perform circuit simulation in cadence spectre. I have defined some flicker noise sources in the same netlist. If I simulated a simple differential amplifier, I can get the inut referred noise through noise analysis. Now...
    Posted to Custom IC Design (Forum) by OneNewBoy on Tue, May 14 2013
  • repeated measurements in Spectre

    Hello everybody, I was wondering if there is an easy way to do a repeated measurement in Spectre by using Spice or MDL syntax. For example, assume you want to measure the rise time of a node in a circuit repeatedly and you have no idea when the rise events happen or how many rise events you would have...
    Posted to Custom IC Design (Forum) by 01farhad10 on Thu, Dec 22 2011
  • Calculation of Sub Threshold and Gate Leakage Power

    Dear Sir, I am working on 6t SRAM cell and want to calculate Sub Threshold and Gate Leakage power of that. So please help me and tell me the steps to calculate the sub threshold and gate leakage power.
    Posted to Custom IC Design (Forum) by Shyam Akashe on Mon, May 30 2011
Page 1 of 1 (4 items)