Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> specman
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
specman
AF
AMIQ
AOP
Aspect Oriented Programming
Axel Scherer
C
Cadence VIP portfolio
CDNLive
CDV
ClubT
coverage
coverage driven verification (CDV)
Coverage-Driven Verification
cowbell
DAC
debug
DVcon
e
e language
eclipse
EDA
EDA360
Enterprise Manager
Enterprise Planner
eRM
ESL
events
Formal
Funcional Verification
functional coverage
Functional Verification
generation
hvl
HW/SW
IEEE 1647
IES
IES-XL
IEV
Incisive
Incisive Enterprise Simulator
Incisive Enterprise Simulator (IES)
Industry Insights
IntelliGen
IP
ISX
ISX (Incisive Software Extensions)
low power
macros
MDV
methodology
metric driven verification (MDV)
Mike Stellfox
Mixed Signal Verification
Multi-domain verification: HW/SW co-verification
multi-language
Object Oriented Programming
OOP
Open Verification Methodology
OVM
OVM e
OVM ML
OVM SV
OVM-e
OVMWorld
performance
sequences
simulation
SimVision
SoC
Specman e
specman elite
Specman/e
Stimulus
System Design and Verification
SystemC
SystemVerilog
team specman
tech tips
test generation
testbench
Testbench simulation
TLM
Trailblazer
Twitter
universal verification methodology
URM
UVC
UVM
UVM training
UVM tutorial
uvmworld.org
verification
Verification methodology
verification strategy
verification tutorial
video
video tutorial
VIP
vr_ad
YouTube
Blogger of the Quarter Award -- Thanks!!!
Little did I know that when I accepted an innocent looking meeting propsal from my colleagues on the Blog Team I was destined to be the recipient of the quarterly Cadence blogger award today! The scene: this "meeting" turned out to have more attendees than I expected, where my colleagues on...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Fri, Feb 13 2009
Road Trip!
As at most companies these days, Cadence is doing what it can to minimize travel expenses wherever possible. Consequently, whereas my business trips used to always involve an airplane in some way, these days myself and my colleagues fan out by car from our repective offices to visit customers. Hence...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Thu, Feb 12 2009
Tech Pubs Tips Series Kickoff: Search for Single Character Words
[Team Specman welcomes the Technical Publications Team to our blog] Effectively documenting feature rich, constantly evolving products like Specman, Incisive Enterprise Simulator XL (IES-XL), and Enterprise Manager is a challenge to say the least. This gives rise to a corresponding challenge for end...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Wed, Feb 11 2009
Tech Tip - Double Wall Clock Performance with One Easy Step
[Please welcome guest blogger Silas McDermott, an Application Engineer in our Field Organization] There is one very easy step that Specman users can take to roughly double the wall clock, run time performance of their testbench. In a word, "compile"! That's right: by simply compiling their...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Feb 6 2009
Re: accessing/quering value of simple_port using Reflection API
Hello Sandeep, yes it is possible to get details from simple_ports (or from any port for that matter) using reflection. There is an attribute called port.full_hdl_path(), which you can query using the reflection facility. Attached is an example utility, which checks that the hdl path of all ports actually...
Posted to
Functional Verification
(Forum)
by
hannes
on Tue, Feb 3 2009
accessing/quering value of simple_port using Reflection API
Hi, Is it possible to access/query the value of all the external simple_ports of a unit using reflection API? Or is it possible to get the hdl_path() of all the external simple_port of a unit using reflection API? I tried to search it in sn_usage.pdf document, but I could not find this info there. Regards...
Posted to
Functional Verification
(Forum)
by
sgor
on Tue, Feb 3 2009
Linking C and e: The Co-Verification Link
[Join Team Specman in welcoming guest blogger Jason Andrews. Jason is a recognized hardware-software co-verification expert ( he's written books on the subject !) and a fellow blogger ] One of the long-time features of Specman is "CVL". It stands for "Co-Verification Link", but...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, Feb 2 2009
"...Yes, Virginia there is a Specman"
I usually try to visit many of our customers in Europe (and other parts of the world) at least a couple of times a year. On my last trip in October, while I was in Stockholm, I ended up having beers at a pub with one of our local AEs and a Specman customer. This customer had been telling me about all...
Posted to
Functional Verification
(Weblog)
by
mstellfox
on Mon, Feb 2 2009
"ClubT" Newsletter Issue #3 Just Posted
Specmaniacs and Other Trailblazers, The latest edition of the 'ClubT ' newsletter is now posted here , and once again there is exciting news around e , Specman, and Verification. Articles include: * Have you heard of OVM e ? * Incisive 8.2 Technology Update * Verification IP Portfolio E-x-p-a...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Jan 27 2009
Tech Tip: Managing Specman esv File Size
When compiling e files on top of Specman, or when using the save command, Specman stores its state in an .esv file. However, there are times when the .esv file can become quite large -- sometimes on the order of 100s of MB. The good news is that Specman allows you to control the compression level of...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Jan 20 2009
Page 21 of 23 (225 items)
« First
...
< Previous
19
20
21
22
23
Next >