Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> specman
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
specman
AF
AMIQ
AOP
Aspect Oriented Programming
Axel Scherer
C
Cadence VIP portfolio
CDNLive
CDV
ClubT
coverage
coverage driven verification (CDV)
Coverage-Driven Verification
cowbell
DAC
debug
DVcon
e
e language
eclipse
EDA
EDA360
Enterprise Manager
Enterprise Planner
eRM
ESL
events
Formal
Funcional Verification
functional coverage
Functional Verification
generation
hvl
HW/SW
IEEE 1647
IES
IES-XL
IEV
Incisive
Incisive Enterprise Simulator
Incisive Enterprise Simulator (IES)
Industry Insights
IntelliGen
IP
ISX
ISX (Incisive Software Extensions)
low power
macros
MDV
methodology
metric driven verification (MDV)
Mike Stellfox
Mixed Signal Verification
Multi-domain verification: HW/SW co-verification
multi-language
Object Oriented Programming
OOP
Open Verification Methodology
OVM
OVM e
OVM ML
OVM SV
OVM-e
OVMWorld
performance
sequences
simulation
SimVision
SoC
Specman e
specman elite
Specman/e
Stimulus
System Design and Verification
SystemC
SystemVerilog
team specman
tech tips
test generation
testbench
Testbench simulation
TLM
Trailblazer
Twitter
universal verification methodology
URM
UVC
UVM
UVM training
UVM tutorial
uvmworld.org
verification
Verification methodology
verification strategy
verification tutorial
video
video tutorial
VIP
vr_ad
YouTube
Mode Support for SimVision “Stop Simulation” Button
Prior to Incisive Enterprise Simulator (IES) 12.1, clicking the SimVision "Stop Simulation" button would stop the simulation both in an HDL context and in a Specman context if Specman was present in the simulation. To provide better flexibility in the exact place where you want to pause, the...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Wed, May 8 2013
Re: specman clock
To make an e event tick like a clock, you can do the following (when Specman isn't attached to an RTL simulation): event clock_rise is only @sys.any; This replaces the more usual approach where the event is defined from an RTL signal: event clock_rise is rise(tb_clk$) @sim; Hope this helps.
Posted to
Functional Verification
(Forum)
by
StephenH
on Tue, May 7 2013
Develop For Debugability – Part II
Looking at Coding Styles for Debug In this blog post we are going to discuss 3 different cases where coding style can help you debug easier: 1. Declarative vs. Sequential Coding 2. Method Call Depth 3. Calculating if-else Conditions Declarative vs. Sequential Coding When modeling your testbench you will...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Apr 23 2013
Develop for Debugability – Part 1
Debugging is the most time-critical activity of any verification engineer. Finding a bug is very often a combination of having a good hunch, experience, and the quality of testbench code that you need to analyze. Since having a good hunch and experience is something everyone needs to acquire for themselves...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, Apr 8 2013
Incisive Debug Analyzer is a Finalist for EETimes and EDN ACE Software Product of the Year
Great news.... Incisive Debug Analyzer (IDA) is one of five finalists for the EETimes/EDN Annual Creativity in Electronics (ACE) Awards in the Software Product of the Year category. In addition to IDA, Lip-Bu Tan and Cadence are also finalists for ACE Executive of the Year and Company of the Year, respectively...
Posted to
Functional Verification
(Weblog)
by
Karnane
on Mon, Mar 25 2013
Re: help with reflection
Hello EM, reflection reports on static elements of your code (structs, types, fields, methods, constraints etc.). Method variables don't exist statically, they only 'come to life' when the method is active (executing). There is also no list of all variables of a method, since variables can...
Posted to
Functional Verification
(Forum)
by
hannes
on Thu, Mar 21 2013
Specman: Getting Source Information on Macros
When you write a define-as or define-as-computed e macro, you sometimes need the replacement code to contain or to depend on the source information regarding the specific macro call, including the source module and the source line number. For example, a macro may need to print source information, or...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Mar 12 2013
Launch Time – Udacity CS348 Functional Hardware Verification Hits the Web Today, March 12, 2013
Coinciding with the first day of CDNLive! Silicon Valley, our Udacity MOOCs course on Functional Hardware Verification will go live today! Developing this course has been a very rewarding experience and we are happy this day has finally come. Last week we gave you a sneak preview of the interactivity...
Posted to
Functional Verification
(Weblog)
by
Axel Scherer
on Tue, Mar 12 2013
DVCon 2013: Functional Verification Is EDA’s “Killer App”
With another year of record attendance, DVCon has again proven that a functional verification-focused mix of trade show and technical conference is what customers need to get their jobs done. Here are some of the some of the highlights I took away from this informative event: DVCon 2013 was a one stop...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Sun, Mar 10 2013
Bidirectional has() and count() List Pseudo-Methods
Hi. As of the 11.1 release, the list.has() and list.count() list pseudo-methods can be treated as bidirectional constraint operators. In 11.1, list.has() and list.count() are solved unidirectionally by default. To ensure that these pseudo-methods are solved as bidirectional expressions, set the config...
Posted to
Functional Verification
(Forum)
by
IonutC
on Tue, Mar 5 2013
Page 1 of 23 (225 items) 1
2
3
4
5
Next >
...
Last »