Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> specman/Functional Verification/IEEE 1647
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
All Blog Categories
Popular Tags
Allegro
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
IP
Low power
mixed-signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
specman,Functional Verification,IEEE 1647
AMIQ
AOP
API
Aspect Oriented Programming
aspect-orieinted programming
AVM
Axel Scherer
Cadence
CDNLive
CDV
CFS Vision
ClubT
Constrained random
coverage
coverage driven verification (CDV)
Coverage-Driven Verification
cowbell
CS348
DAC
Duracell
e
e language
eclipse
Eliopoulos
Enterprise Manager
Enterprise Planner
eRM
ESL
events
FOSS
hvl
HW/SW
IES
IES-XL
Incisive
Incisive Enterprise Simulator
Incisive Enterprise Simulator (IES)
IntelliGen
ISX (Incisive Software Extensions)
Low Power
MDV
MDV techtorial
metric driven verification (MDV)
Mixed Signal Verification
MOOC
Multi-domain verification: HW/SW co-verification
Object Oriented Programming
OOP
OVM
OVM e
OVM ML
OVM-e
OVMWorld
performance
sequences
Simulation
SoC
specman elite
specman job postings
Specman/e
Stimulus
System Verification
SystemC
SystemVerilog
team specman
tech tips
temporal expressions
test generation
testbench
Testbench simulation
TLM
Trailblazer
training
Udacity
universal verification methodology
URM
UVC
uvm
UVM training
UVM tutorial
UVMe
UVM-e
uvmworld.org
VA Partners
VCS
Vera
verification
verification course
Verification methodology
verification strategy
verification tutorial
Verisity
video
video tutorial
videos
VIP
VMM
vr_ad
workshops
YouTube
Launch Time – Udacity CS348 Functional Hardware Verification Hits the Web Today, March 12, 2013
Coinciding with the first day of CDNLive! Silicon Valley, our Udacity MOOCs course on Functional Hardware Verification will go live today! Developing this course has been a very rewarding experience and we are happy this day has finally come. Last week we gave you a sneak preview of the interactivity...
Posted to
Functional Verification
(Weblog)
by
Axel Scherer
on Tue, Mar 12 2013
It’s Coming: Udacity CS348 Functional Hardware Verification Course Launches on March 12, 2013
On October 18, 2012 Google, NVIDIA, Microsoft, Autodesk, Cadence and Wolfram announced their collaboration with Udacity . Working with Udacity, each of the companies listed above is developing new massive open online courses ( MOOCs ). The Cadence contribution is CS348 Functional Hardware Verification...
Posted to
Functional Verification
(Weblog)
by
Axel Scherer
on Tue, Feb 19 2013
Need e/Specman Expertise ASAP? Free Training and Verification Alliance Partners Are Available Now
Recently an EDA industry observer relayed some Specmaniacs' concerns about satisfying the increasing demand for e/Specman trained verification engineers in Europe and other geographies. Team Specman is seeing this growth too, and here is what we [Cadence] are doing to help: * First, we have a network...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Nov 16 2012
Constrained Random Test Generation In e [IEEE 1647], Ernie * Duracell ≈ Infinity Minus
Ernie & Duracell "I feel great" - long pause - "I feel great, I feel great". 6 weeks later: "I feel great, I feel great, I feel great" - pause - "I feel great". I hear this sound coming out of my son's room. What is going on in my house? Is there such a...
Posted to
Functional Verification
(Weblog)
by
Axel Scherer
on Wed, Aug 1 2012
My Clark Kent Moment – How I Discovered Aspect Oriented Programming in e (IEEE 1647)
Growing up on VHDL, moving on to Verilog and then to SystemVerilog, I eventually discovered e (IEEE 1647) Initially I thought: "What is the fuss all about?" While exploring the language during the development of the cowbell videos , it hit me -- I started to recognize the power of Aspect Oriented...
Posted to
Functional Verification
(Weblog)
by
Axel Scherer
on Tue, Jul 10 2012
Inefficiency is Futile – Gain UVM e and SystemVerilog Verification Productivity Using Save, Restore, and Reseed
In the world of Star Trek " resistance is futile " when you encounter the Borg . Fortunately, in verification we do not have to deal with the Borg. Nonetheless, our world provides plenty of challenges. Schedules are tight, problems are complex, and market windows are narrow. In other words...
Posted to
Functional Verification
(Weblog)
by
Axel Scherer
on Fri, Jun 1 2012
Get Started on UVM-e with Free Introductory Video Tutorials
One of the many requests that we get from Specman/ e customers is that they would like some basic e tutorials. So, as a first step, Axel Scherer has recently posted 24, very short, byte sized UVM- e basic tutorials . Check them out. These e -based videos are targeted for design and verification engineers...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, May 24 2012
UVM e (IEEE 1647) Video Series Features the Return of the Cowbell!
A significant number of readers of my previous post on this topic were not aware of the Saturday Night Live cowbell skit. This took me quite by surprise! The only prescription for this problem is that I pledge to continue to play the cultural ambassador and will introduce more vital trivia! However,...
Posted to
Functional Verification
(Weblog)
by
Axel Scherer
on Mon, May 21 2012
Q&A: 7 Years After Verisity – How Specman and e Language Changed IC Verification
Seven years ago this month (April 2005) Cadence acquired Verisity, the pioneering verification company that developed the e language and the Specman environment. The acquisition resulted in a paradigm shift in IC verification, setting the stage for reusable verification methodologies, constrained-random...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Apr 24 2012
e Verification Job Postings We’ve Seen
Specmaniacs between jobs: over the last few weeks we’ve seen job postings for verification engineering in general, and e/Specman expertise in specific, in the LinkedIn groups: “Experts in SystemVerilog/Specman/VERA/System C” “Think Verification” “HVL (SystemC/C++/Verilog...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Aug 6 2010
Page 1 of 4 (39 items) 1
2
3
4
Next >