Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> skill
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
All Blog Categories
Popular Tags
Allegro
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
IP
Low power
mixed-signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
skill
16.3
16.5
5.1.14
ADE
ADE-XL
Allegro
Allegro PCB Editor
Allegro Skill
Analog
AXL
axlDBCreateShape
Cadence
Cadence SKILL
callback
CDNlive
cdsenv
change layers
classes
closures
ConceptHDL
config
copy
create path
create via
custom
Custom IC Design
customization
database objects
dbcreatevia
deRegUserTriggers hiDeleteMenu deUnRegUserTriggers Banner Menu
drc
Gerber
gui
hierarchy
IBIS
IC 6.1.5
IC615
icfb
Industry Insights
Jim Newton
layer functions
layout
LISP
loading files
Monte Carlo
multipart path
netlisting
object orientation
ocean
OCEAN script
OCEAN scripting
Oceanscript
OpenPDK
OrCAD Capture Marketplace
OrCAD PCB Editor
padstack
PCB
PCB Layout and routing
PCB SKILL
pcell
pcell instance
PCells
PDK
PDKs
Popup Menu
procedure
programming
properties
Python
rod
ruler
save
Schematic
scripts
Si2
skil code
Skill Code
skill code or command
SKILL database attribute documentation
SKILL for the Skilled
skill form
SkiLL form gui
skILL form pcb form
skill function
SKILL multipartpaths
Skill programming
Skill script
skill++
software development
Sudoku
sum a list
summing
Team SKILL
triggers
update
via
Virtuoso
Virtuoso 6.1.5
Virtuoso Analog Design Environment
Virtuoso IC6.1.5
SKILL WARNING while closing a dbox: hiWidgetExtention is missing !
dbox details: procedure(hrtOPProgBar() hrtGlbStopResize = 'unbound hiDisplayProgressBox( ?name 'hrtOPProgBar ?banner "Building OP database" ?text " Retrieving OP data , Please wait..." ?callback "hrtGlbStopResize=t hiCancelProgressBox('hrtOPProgBar)" ?totalSteps...
Posted to
Custom IC SKILL
(Forum)
by
Giora Karni
on Tue, Apr 9 2013
Re: Open Layout View to spec'd configuration
Thank you Lawrence, the commands to resize or to set the LSW in-session, from the CIW command input line work. And I have located the commands to size the CIW at startup using "hiResizeWindow()". I was hoping to use the Session file to restore the LSW window at startup, but it does not appear...
Posted to
Custom IC SKILL
(Forum)
by
jaleco
on Mon, Apr 8 2013
2 layers by 1 bindkey
Could any one tell me how can we toggle the visibility of two ( or more ) layers [ Layer 1, 2, 3 .. ] using a single bindkey ?
Posted to
Custom IC SKILL
(Forum)
by
shazzy
on Tue, Apr 2 2013
Issue with dbCopyFig
Hi, I am trying to copy pins from a layout view to another view using dbCopyFig function. In the source view the pin property dialog Box displays "Rectangle Pin Properties". When it is copied to another layout view the same appears as "Rectangle Properties". However if the copying...
Posted to
Custom IC SKILL
(Forum)
by
mvijay
on Thu, Mar 28 2013
SKILL for the Skilled: Part 7, Many Ways to Sum a List
In this episode of SKILL for the Skilled I'll introduce a feature of the let primitive that Scheme programmers will find familiar, but other readers may have never seen before. The feature is called named let , and I'll show you how to use it to sum the numbers in a given list. Named LET There...
Posted to
Custom IC Design
(Weblog)
by
Team SKILL
on Mon, Mar 25 2013
Nested foreach loop
In an attemt to make parametric simulation scripts a bit more readable, I wrote a macro that allows foreach loops to be nested. I have not tested it fully, but I would like the readers' input on my code. The code generates a string containing the foreach loop, before evaluating it. It feels a bit...
Posted to
Custom IC SKILL
(Forum)
by
T Opperman
on Mon, Feb 18 2013
ciCacheFind with dbOpenCellViewByType
Hi, We are trying to asses how many layout cells in our current design library have constraints. I am trying to write a skill code to open every layout cell in my design library and check if it has constraints. What I am doing : cv=dbOpenCellViewByType(libName cellName "layout") cache = ciCacheFind...
Posted to
Custom IC SKILL
(Forum)
by
Eduard Raines
on Wed, Jan 30 2013
Assigning net name to schematic symbol terminals
Hi, Is it possible to assign net name to the symbol term in the schematic through skill without creating wire(wire stub) from the terminal? Thanks, Eduard Raines
Posted to
Custom IC SKILL
(Forum)
by
Eduard Raines
on Wed, Jan 30 2013
SKILL for the Skilled: Part 6, Many Ways to Sum a List
In a previous post I presented sumlist_2b as a function that would sum lists of length 0, 1, or more. (defun sumlist_2b (numbers) (apply plus 0 0 numbers)) Unfortunately sumlist_2b cannot handle extremely long lists. In this posting, I will introduce sumlist_6 which does not suffer from this limitation...
Posted to
Custom IC Design
(Weblog)
by
Team SKILL
on Thu, Jan 10 2013
Is there a way to set Dimensioning Parameters using SKILL
Hi, Is there a way to setup the Dimensioning Parameters using SKILL? Thanks. Regards, Vijay Anandh Vela, CID
Posted to
PCB Design
(Forum)
by
VijayVela
on Fri, Jan 4 2013
Page 2 of 28 (275 items)
< Previous
1
2
3
4
5
Next >
...
Last ยป