Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> security
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
security
Amazon
Anderson
Bruggeman
Chian
Chilton
cloud
cloud computing
controller IP
CRM
DAC
DAC 2011
DDR
Denali
Deopli
DRAM
DVcon
EDA
EDA Consortium
EDA in cloud
EDAC
EDP
Electronic Design Processes
encryption
Functional Verification
Gottesman
grid computing
Harry The ASIC Guy
Hosted Design Solutions
HPC
Industry Insights
Intel
IP
IT
Madrona
memory
memory IP
MMAV
Nimbic
Physware
platform
Princeton
public cloud
reboot
SaaS
Singh
SoC
Synopsys
Univa
VCAD
VIP
DAC Panel Says “Yes” to EDA in the Cloud -- But Differs on When
Do you expect widespread EDA usage in public clouds in 3 years, 8 years, or never? That's the question that was put before attendees at a Design Automation Conference (DAC) panel June 7. But first came a spirited discussion that revealed much about the motivations, advantages, and challenges of electronic...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Fri, Jun 10 2011
Can DRAM Contents Survive a Reboot? Surprisingly, In Most Cases The Answer is, “Yes”
A Cadence DRAM Memory Controller IP customer asks, "I have a DRAM subsystem with ECC and my system has the capability to use write data masks and partial-word writes. DDR3 has a reset pin, why can't I just reset it? Why do I need to initialize the memory?" The answer is "yes, you must...
Posted to
Cadence IP
(Weblog)
by
Marcgr
on Wed, Apr 20 2011
EDP Workshop: Will Security Concerns Slow EDA in the Cloud?
Is public cloud computing secure enough for IC design work? Two different perspectives emerged at the IEEE Electronic Design Processes ( EDP ) workshop April 7-8, where an Intel manager detailed security concerns his company has about public clouds, and the CEO of EDA startup Physware explained why his...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Apr 13 2011
EDA Consortium Panel: A Reality Check on Cloud Computing
Many observers see cloud computing as an oncoming trend in EDA tool licensing and deployment. It's a significant change for all concerned. Where are we at today, what are the potential advantages, and what are the challenges with respect to EDA in the cloud? An April 7 EDA Consortium panel, held...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 11 2011
DVCon '09 SaaS Panel Thoughts, Part 2
In my last post on the DVCon 2009 panel on Software As A Service , or " SaaS " as it applies to EDA, recall that the main issues that came up were: * Security * EDA applications that can clearly benefit from SaaS * Bandwidth needs * Configuration control * Dealing with and/or migrating legacy...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Wed, Mar 18 2009
Page 1 of 1 (5 items)