Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> scripts
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
scripts
"db access"
16.3
28HPM
28nm
40LP
40nm
add wire
Allegro IDF EMN MCAD PTC PRO-E
Allegro PCb
Allegro PCB Editor
Allegro PCB SI
Allegro System Administration
Allegro System Architect (ASA)
allegro viewer macro
AllegroPI
area
ARM
Artisan
benchmarking
Cadence
ccopt
circuit design
ConceptHDL
Cortex-A
Cortex-A15
Cortex-A9
dbCommands
dbGet
dbGet encounter digital implementation
Encounter
Encounter pre-routes DRC violations
free viewer
implementation guide
Industry Insights
optimization
OrCAD PCB Editor
performance
POP
Power
PPA
processor optimization
reuse modules
route
routing
routing blockage
SKILL
SoC
TSMC
Voltage Storm
How to Find if any routes have gone outside the die area
Hi All, Is there any db command to find if any routes have gone outside the Die Area. report/highlight those routes/nets. Regards
Posted to
Digital Implementation
(Forum)
by
Anuragjn
on Tue, Dec 18 2012
ARM and Cadence Improve Cortex-A Power and Performance with Optimized Flow
For several years, ARM has offered processor optimization utilities (called POPs) that help users of ARM Cortex-A series processors optimize power, performance and area for a given process. This week (Aug. 9) ARM and Cadence took things one step further by announcing a POP that includes scripts that...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Aug 9 2012
Modifying $Location in Concept using a script
We set a prefix to our components in a design based on sheet number. Is anyone aware of an existing Concept HDL script to modify the location property? We use reuse blocks so this would need to be done at with occurance edit mode enabled. This is iniatially set by using the ref des pattern feature during...
Posted to
PCB Design
(Forum)
by
mabo60
on Thu, Sep 22 2011
launch allegro_free_viewer_16-3 with a Macro
Hello, I would like to automatize the opening of Allegro free viewer and the display of my test-points all-in-one. I did some macro to display test-points and now I wondering how to launch-it automaticaly (by script) Let me know if you have any sugestion. Regards, Florent PS: I work on Windows XP OS
Posted to
PCB Design
(Forum)
by
Flta
on Wed, Mar 3 2010
Voltage Storm Sample Scripts
Hello, I wanted some sample scripts to run voltage storm static/dynamic IR drop analysis using GDS flow ( both Cell Level and Transistor Level Analyses) I could not find the sparcdsp examples in my installation directory. Can anyone help me? Regards, Chetan
Posted to
Digital Implementation
(Forum)
by
chetanbs77
on Tue, Feb 2 2010
Documentation for allegro scripts
Anybody know of a good place to get more documentation on allegro scripting? (i.e. filename.scr not skill) I'm wondering if there is a users guide or something similar. The only information I've found is from the help menu (I searched "script") and it does not give a good overview of...
Posted to
PCB Design
(Forum)
by
arcwilson
on Thu, Jul 30 2009
Page 1 of 1 (6 items)