Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> rtl compiler/Logic Design
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
rtl compiler,Logic Design
AMD
apropos
ARM
ATPG
blog logic design
boundary optimizations
cadence
chipestimate
Common Power Format
conformal
Conformal ECO
Cooley
CPF
C-to-Silicon
customer enablement
DAC
DC
DeepChip
Design
design comipler
Design Explorer
DFT
Diego Hammerschlag
Digital
digital design
Digital End-to-End
DVFS
ECOs
EDI
encounter
Encounter Test
Encounter Timing System
equivalence checking
FED
FED Technology Summit
fixing timing violations
front end
front end design
front end design summit
front-end
front-end design
front-end summit
Functional Verification
global synthesis
Global Timing Debug
Incisive
Incisive Enterprise Simulator
Incisive Unified Simulation
incyte
Jack Erickson
Jack Marshall
Kenneth Chang
LEC
lec blackbox BBOX nonequivalent
Library
logic low power design
Logic synthesis
Low power
low power design
Matt Rardon
methodology
MSV
optimizations
physical aware synthesis
Physical Prediction
Physical Synthesis
Physical timing closure
ple physical global
power management
Power Shut-Off
PSO
RAKs
rapid adoption kits
rc
RC-Physical
RC-Spatial
RTL
rtl compiler 8.1
rtl compiler licensing
RTL power estimation
RTL synthesis
SDC constraints
set_attribute avoid
SOC
Super-Thread
synopsys
syntheis LEF cell counts
Synthesis
synthesize RC script
tcl
TeamFED
Test
test coverage
timing constraints
Timing Interface
Timing Report
TLM
Twitter
Verification
versions
How to use the Encounter RTL Compiler Super-Thread with Tivoli Workload LoadLeveler
Hello all, Please I would like to use my Encounter RTL Compiler, later the EDI, to place the parallel synthesis into a HPC cluster. I understand that for this purpose I must use Super-Thread, and that I must configure it using: set_attribute super_thread_servers { machine_names } / In this stage I already...
Posted to
Logic Design
(Forum)
by
lvcargnini
on Tue, May 14 2013
Videos, Presentations Highlight Front-End IC Design Methodologies
Want to know how other designers are solving front-end IC design challenges, and what Cadence R&D is doing to help? The Front-End Design (FED) Technology Summit, held at Cadence San Jose headquarters Dec. 6, 2012, provided some helpful answers. Presentations and videos from most of the sessions are...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Apr 9 2013
Register for Cadence's Front End Design User Summit -- December 6, 2012 in San Jose
Cadence is hosting a Front End Design Summit on Thursday, December 6, 2012 9:30am – 5:00pm at Cadence San Jose headquarters, 2655 Seely Avenue, Building 10. Logic designers will hear from customers including Cisco, Chelsio, PMC, Spansion, and Via Technologies about strategies they employed to overcome...
Posted to
Logic Design
(Weblog)
by
Kenneth Chang
on Tue, Nov 27 2012
Tips for Fixing Timing Violations and Adopting Best Practices for Optimization with RTL Compiler
Best Practices for Optimization What should be my considerations while preparing data? Libraries, HDL, Constraints... A good result from a synthesis tool depends greatly on the input data. An old saying "garbage in garbage out" is also true for RTL Compiler. Before attempting to run synthesis...
Posted to
Logic Design
(Weblog)
by
SumeetAggarwal
on Tue, Aug 7 2012
Boost Productivity With Synthesis, Test and Verification Flow Rapid Adoption Kits (RAKs)
A focus on customer enablement across all Cadence sub-organizations has led to a cross-functional effort to identify opportunities to bring our customers to proficiency with our products and flows. Hence, Rapid Adoption Kits -- RAKs -- for Synthesis, Test and Verification Flow were born! What is a RAK...
Posted to
Logic Design
(Weblog)
by
SumeetAggarwal
on Tue, Jul 24 2012
RTL compiler - synthesis
I am traying to synthesize a design to a library with no basic inverters. In general, RTL compiler requires inverters and some other basic cells. and so i will recieve : "synthesis failed- do not have usable inverters". My library have all the logical veriaty of cells except a straight forward...
Posted to
Logic Design
(Forum)
by
Ivan13
on Sun, Jan 15 2012
8 Users Compare RTL Compiler (RC) vs. Design Compiler (DC) on DeepChip.com
It was refreshing to see what happened when John Cooley made his latest request for reader feedback on his popular DeepChip website catering to the semiconductor design community. A request had come in from a previous DeepChip post prior to the Design Automation Conference (DAC) as follows: Are there...
Posted to
Logic Design
(Weblog)
by
David Stratman
on Mon, Jun 20 2011
Power Net Extraction Problem in Abstract Generator
Halo, I am creating abstract cell views for a digital standard cell library using Cadence Abstract Generator.I have the following problem: In the Extract Step, I set the tool up to extract signal and power nets and to create pins on metal 1 so that my abstract view will keep its connectivity. The extract...
Posted to
Custom IC Design
(Forum)
by
eklikeroomys
on Mon, Mar 14 2011
RTL Compiler synthesis problem, memory ports not mapped!!! Generated memory macrocells unusable!!!
Hello, I am facing a problem during the synthesis (RTL Compiler) which I cannot solve. Here is the problem: Initial status: 1) I have coded my digital design in VHDL. 2) The code has been simulated successfully. 3) In my digital design I also need SRAM and ROM macrocells. a. So I used the ARTISAN memory...
Posted to
Logic Design
(Forum)
by
albares
on Wed, Jun 30 2010
When Will We Move From RTL to TLM? I Need to Know!
My esteemed colleague, Steve Brown, recently wrote a well-thought piece trying to forecast what it will take to move the bulk of design from RTL abstraction to transaction-level modeling (TLM). He uses the gate-level to RTL migration as a reference point so that we can learn from history. He lists a...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Mon, Mar 8 2010
Page 1 of 3 (29 items) 1
2
3
Next >