Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> routing/SPB16.3
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
routing,SPB16.3
"capture CIS"
"PCB design"
16.5
16.6
Allegro
Allegro 16.2
Allegro 16.3
Allegro 16.5
Allegro 16.6
Allegro Design Entry
Allegro PCB Editor
antipad
APD
application note
Appnote
ARK
BGA
blind vias
buried vias
Capture
Capture CIS
Capture-CIS
customer support
design
Design Entry
Design Entry CIS
global route
GRE
High-Density Interconnect
highlighting
IC Packaging
IC Packaging and SiP Design
layer stacks
layout
Library
microvia
net swap
OrCAD
OrCAD Capture
OrCAD Capture Marketplace
OrCAD PCB Editor
PCB
PCB Capture
PCB design
PCB design"
PCB Editor
PCB Layout and routing
pin swap
pinswap
Predictable PCB design
Schematic
SPB
SPB 16.3
SPB16.2
SPB16.5
Specctra
swap
via
Customer Support Recommended – Pin Swapping in Allegro Design Entry CIS and PCB Editor
Placement and routing have always been an integral part of printed circuit board design. The productivity of the product is often (if not always) achieved best if the PCB has a proper placement of the components and effective routing to support the placement. With the increased complexity of the designs...
Posted to
PCB Design
(Weblog)
by
Naveen
on Wed, Jan 9 2013
What's Good About Allegro Router and Highlighting? You’ll need the SPB16.3 Release to See!
Just a quick post this week on a new Allegro PCB Router feature in the SPB16.3 release. A small feature, but very useful! Highlight/Unhighlight bbvias The following command is accessible in SPB16.3 SPECCTRA to highlight/unhighlight selected kinds of blind and buried vias ( bbvias ): highlight <object_type>...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Feb 16 2011
What's Good About APD Wire Bonding? SPB16.3 has MANY New Enhancements!
As with every new release, a primary focus for the Allegro Package Designer (APD) PCB IC Packaging tools is the wire bonding capabilities. These are some of the most frequently used, complex, and crucial commands in the tool. As the majority of packages today are still based on wire bond technology,...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Jan 12 2011
What's Good About Allegro Router and ARKs? You’ll need the SPB16.3 Release to See!
The SPB16.3 release of Allegro PCB Router is now aligned with Allegro PCB Editor's approach for verifying mechanical hole objects. Antipad as Route Keepout (or ARKs) The Antipad as Route keepout option can be enabled in pad_designer: The ARK on option is translated to a SPECCTRA dsn file as shown...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Dec 22 2010
What's Good About Allegro GRE Planning? You’ll Need the SPB16.3 Release to See!
This new SPB16.3 Global Route Environment (GRE) Plan Status and Router Status functionality will assist you in finding errors and is designed to make it easier to work with the router and obtain feedback from the router. It employs a Constraint Manager type spreadsheet interface with cells that are active...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Nov 10 2010
What's Good About Allegro Router and Via Changes? SPB16.3 Has a Few New Enhancements!
This week, I’ll be closing discussions on the new SPB16.3 Allegro PCB Router improvements. The focus is on several enhancements for via support. The Use_Via Rule Many times you need to restrict the usage of specific vias in a region. Allegro PCB Router has been enhanced in the SPB16.3 release to...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Oct 20 2010
What's Good About Allegro GRE Rake Functionality? You’ll Need the SPB16.3 Release to See!
The SPB16.3 Global Route Environment (GRE) Expanded Rakes functionality provides better visualization of the connectivity of the Bundles. In previous versions, this functionality was only provided when the user moved the gather point. Now this functionality is provided at two levels – the design...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Sep 15 2010
Page 1 of 1 (7 items)