Home > Community > Tags > read_5F00_hdl
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

read_hdl

  • RC - read_hdl

    Hi Everyone, When reading verilog (read_hdl -sv), first file is common variable definitions (like `define and localparam). There is no problem loading this file, however when loading the actual RTL design it cannot recognize the mentioned above variables (Error - undeclared). If the same variable definitions...
    Posted to Logic Design (Forum) by Yemelya on Wed, Jul 31 2013
Page 1 of 1 (1 items)